JP4700652B2 - 層構造の製造方法 - Google Patents
層構造の製造方法 Download PDFInfo
- Publication number
- JP4700652B2 JP4700652B2 JP2007118716A JP2007118716A JP4700652B2 JP 4700652 B2 JP4700652 B2 JP 4700652B2 JP 2007118716 A JP2007118716 A JP 2007118716A JP 2007118716 A JP2007118716 A JP 2007118716A JP 4700652 B2 JP4700652 B2 JP 4700652B2
- Authority
- JP
- Japan
- Prior art keywords
- intermediate layer
- layer
- smoothing
- silicon
- manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02043—Cleaning before device manufacture, i.e. Begin-Of-Line process
- H01L21/02046—Dry cleaning only
- H01L21/02049—Dry cleaning only with gaseous HF
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23F—NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
- C23F1/00—Etching metallic material by chemical means
- C23F1/10—Etching compositions
- C23F1/12—Gaseous compositions
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Drying Of Semiconductors (AREA)
- ing And Chemical Polishing (AREA)
- Weting (AREA)
- Recrystallisation Techniques (AREA)
- Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
- Laminated Bodies (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Description
Claims (6)
- シリコン−ゲルマニウムからなる中間層と、前記中間層上に設けられたその上方にある層とを有する層構造の製造方法において、中間層をガス状のエッチング剤で20〜70℃の温度で平滑化し、引き続き水で洗浄し、前記ガス状のエッチング剤はフッ化水素及びオゾンを含有し、及び0.5μm以下の材料の取り去りを達成し、中間層を平滑化する前記処理及び前記洗浄を1〜5回繰り返することを特徴とする、層構造の製造方法。
- ガス状のエッチング剤が、イソプロパノールを含むことを特徴とする、請求項1記載の方法。
- ガス状のエッチング剤が、水を含むことを特徴とする、請求項1又は2記載の方法。
- 中間層を5Å RMS未満のラフネスに平滑化することを特徴とする、請求項1から3までのいずれか1項記載の方法。
- 上方にある層を中間層上にボンディングすることを特徴とする、請求項1から4までのいずれか1項記載の方法。
- 上方にある層を中間層上に堆積させることを特徴とする、請求項1から4までのいずれか1項記載の方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102006020825.0 | 2006-05-04 | ||
DE102006020825A DE102006020825A1 (de) | 2006-05-04 | 2006-05-04 | Verfahren zur Herstellung einer Schichtenstruktur |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007300115A JP2007300115A (ja) | 2007-11-15 |
JP4700652B2 true JP4700652B2 (ja) | 2011-06-15 |
Family
ID=38325557
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007118716A Expired - Fee Related JP4700652B2 (ja) | 2006-05-04 | 2007-04-27 | 層構造の製造方法 |
Country Status (8)
Country | Link |
---|---|
US (1) | US7538008B2 (ja) |
EP (1) | EP1852901B1 (ja) |
JP (1) | JP4700652B2 (ja) |
KR (1) | KR20070108063A (ja) |
CN (1) | CN100587911C (ja) |
DE (2) | DE102006020825A1 (ja) |
SG (1) | SG136932A1 (ja) |
TW (1) | TWI350319B (ja) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5367330B2 (ja) * | 2007-09-14 | 2013-12-11 | 株式会社半導体エネルギー研究所 | Soi基板の作製方法及び半導体装置の作製方法 |
JP2010171330A (ja) * | 2009-01-26 | 2010-08-05 | Sumco Techxiv株式会社 | エピタキシャルウェハの製造方法、欠陥除去方法およびエピタキシャルウェハ |
WO2010150547A1 (ja) * | 2009-06-26 | 2010-12-29 | 株式会社Sumco | シリコンウェーハの洗浄方法、およびその洗浄方法を用いたエピタキシャルウェーハの製造方法 |
JP6619703B2 (ja) * | 2016-06-28 | 2019-12-11 | 株式会社Screenホールディングス | エッチング方法 |
DE102017210450A1 (de) | 2017-06-21 | 2018-12-27 | Siltronic Ag | Verfahren, Steuerungssystem und Anlage zum Bearbeiten einer Halbleiterscheibe sowie Halbleiterscheibe |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000281497A (ja) * | 1999-03-31 | 2000-10-10 | Shinkosha:Kk | 単結晶の処理方法 |
JP2004533118A (ja) * | 2001-05-30 | 2004-10-28 | エーエスエム アメリカ インコーポレイテッド | 低温搬入出およびベーク |
WO2005078786A1 (en) * | 2004-01-16 | 2005-08-25 | International Business Machines Corporation | Method of forming thin sgoi wafers with high relaxation and low stacking fault defect density |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02106927A (ja) * | 1988-10-17 | 1990-04-19 | Fujitsu Ltd | 半導体装置の製造方法 |
US5022961B1 (en) * | 1989-07-26 | 1997-05-27 | Dainippon Screen Mfg | Method for removing a film on a silicon layer surface |
JPH06168922A (ja) * | 1992-06-25 | 1994-06-14 | Texas Instr Inc <Ti> | シリコンの気相エッチング法 |
JPH06151359A (ja) * | 1992-11-12 | 1994-05-31 | Nippon Steel Corp | 半導体ウェハのエッチング方法およびエッチング装置 |
JPH0839753A (ja) * | 1994-07-27 | 1996-02-13 | Nippon Paint Co Ltd | カラー印刷方法 |
KR0170902B1 (ko) * | 1995-12-29 | 1999-03-30 | 김주용 | 반도체 소자의 제조방법 |
US7404863B2 (en) * | 1997-05-09 | 2008-07-29 | Semitool, Inc. | Methods of thinning a silicon wafer using HF and ozone |
JP3292101B2 (ja) * | 1997-07-18 | 2002-06-17 | 信越半導体株式会社 | 珪素単結晶基板表面の平滑化方法 |
US6465374B1 (en) * | 1997-10-21 | 2002-10-15 | Fsi International, Inc. | Method of surface preparation |
US6221168B1 (en) * | 1998-06-16 | 2001-04-24 | Fsi International, Inc. | HF/IPA based process for removing undesired oxides form a substrate |
DE19960823B4 (de) | 1999-12-16 | 2007-04-12 | Siltronic Ag | Verfahren zur Herstellung einer epitaxierten Halbleiterscheibe und deren Verwendung |
DE10025871A1 (de) * | 2000-05-25 | 2001-12-06 | Wacker Siltronic Halbleitermat | Epitaxierte Halbleiterscheibe und Verfahren zu ihrer Herstellung |
US20030060020A1 (en) | 2000-10-12 | 2003-03-27 | Silicon Evolution, Inc. | Method and apparatus for finishing substrates for wafer to wafer bonding |
US6890835B1 (en) * | 2000-10-19 | 2005-05-10 | International Business Machines Corporation | Layer transfer of low defect SiGe using an etch-back process |
AU2002306436A1 (en) * | 2001-02-12 | 2002-10-15 | Asm America, Inc. | Improved process for deposition of semiconductor films |
US7060632B2 (en) * | 2002-03-14 | 2006-06-13 | Amberwave Systems Corporation | Methods for fabricating strained layers on semiconductor substrates |
US6958286B2 (en) * | 2004-01-02 | 2005-10-25 | International Business Machines Corporation | Method of preventing surface roughening during hydrogen prebake of SiGe substrates |
DE102004062355A1 (de) * | 2004-12-23 | 2006-07-06 | Siltronic Ag | Verfahren zum Behandeln einer Halbleiterscheibe mit einem gasförmigen Medium sowie damit behandelte Halbleiterscheibe |
-
2006
- 2006-05-04 DE DE102006020825A patent/DE102006020825A1/de not_active Withdrawn
-
2007
- 2007-04-25 CN CN200710101837A patent/CN100587911C/zh not_active Expired - Fee Related
- 2007-04-25 EP EP07008442A patent/EP1852901B1/de not_active Expired - Fee Related
- 2007-04-25 DE DE502007003819T patent/DE502007003819D1/de active Active
- 2007-04-27 JP JP2007118716A patent/JP4700652B2/ja not_active Expired - Fee Related
- 2007-05-02 SG SG200703157-8A patent/SG136932A1/en unknown
- 2007-05-02 KR KR1020070042685A patent/KR20070108063A/ko active Search and Examination
- 2007-05-03 TW TW096115743A patent/TWI350319B/zh not_active IP Right Cessation
- 2007-05-03 US US11/743,694 patent/US7538008B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000281497A (ja) * | 1999-03-31 | 2000-10-10 | Shinkosha:Kk | 単結晶の処理方法 |
JP2004533118A (ja) * | 2001-05-30 | 2004-10-28 | エーエスエム アメリカ インコーポレイテッド | 低温搬入出およびベーク |
WO2005078786A1 (en) * | 2004-01-16 | 2005-08-25 | International Business Machines Corporation | Method of forming thin sgoi wafers with high relaxation and low stacking fault defect density |
Also Published As
Publication number | Publication date |
---|---|
JP2007300115A (ja) | 2007-11-15 |
US7538008B2 (en) | 2009-05-26 |
DE502007003819D1 (de) | 2010-07-01 |
KR20070108063A (ko) | 2007-11-08 |
TW200742770A (en) | 2007-11-16 |
US20070259530A1 (en) | 2007-11-08 |
EP1852901B1 (de) | 2010-05-19 |
TWI350319B (en) | 2011-10-11 |
CN101068001A (zh) | 2007-11-07 |
EP1852901A1 (de) | 2007-11-07 |
SG136932A1 (en) | 2007-11-29 |
CN100587911C (zh) | 2010-02-03 |
DE102006020825A1 (de) | 2007-11-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5018066B2 (ja) | 歪Si基板の製造方法 | |
JP4173884B2 (ja) | ゲルマニウム・オン・インシュレータ(GeOI)型ウェーハの製造方法 | |
US6911375B2 (en) | Method of fabricating silicon devices on sapphire with wafer bonding at low temperature | |
JP4486753B2 (ja) | 単結晶シリコン基板上に単結晶ゲルマニウム層を得る方法およびそれにより得られた生成物 | |
US20020045325A1 (en) | Thin tensile layers in shallow trench isolation and method of making same | |
US20030089950A1 (en) | Bonding of silicon and silicon-germanium to insulating substrates | |
JP2007123875A (ja) | 多孔質層を用いてゲルマニウム・オン・インシュレータ半導体構造を形成するための方法及びこれらの方法によって形成される半導体構造 | |
JP2012509581A (ja) | ヘテロ構造を作製するためのサファイア基板の表面の前処理 | |
US10208400B2 (en) | Method for manufacturing silicon carbide semiconductor device and silicon carbide semiconductor device | |
JP4700652B2 (ja) | 層構造の製造方法 | |
KR20100022479A (ko) | Soi 웨이퍼의 제조방법 | |
US20200303243A1 (en) | Method for manufacturing semiconductor structure | |
US7569487B2 (en) | Method for atomic layer deposition of materials using a pre-treatment for semiconductor devices | |
JP5585268B2 (ja) | 単結晶炭化珪素膜付き基材及び単結晶炭化珪素膜の製造方法並びに単結晶炭化珪素膜付き基材の製造方法 | |
JP2010045204A (ja) | 半導体基板、半導体装置およびその製造方法 | |
JP4654710B2 (ja) | 半導体ウェーハの製造方法 | |
US7524705B2 (en) | Method for manufacturing a semiconductor substrate and method for manufacturing a semiconductor device | |
CN101965625B (zh) | 半导体基片的hf处理中水印的减少 | |
JPWO2020014441A5 (ja) | ||
KR100253583B1 (ko) | 접합형 에스. 오. 아이 웨이퍼 제조방법 | |
TWI483350B (zh) | SOI wafer manufacturing method and glass cleaning method | |
JP4613656B2 (ja) | 半導体ウエーハの製造方法 | |
JPH08241863A (ja) | 半導体基板の製造方法 | |
JP2004152920A (ja) | 半導体装置の製造方法及び半導体製造工程の管理方法 | |
US20060113282A1 (en) | Method of depositing an epitaxial layer of SiGe subsequent to a plasma etch |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100416 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100422 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100722 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100811 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101110 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20101203 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20101227 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20101228 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110113 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110204 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110304 |
|
LAPS | Cancellation because of no payment of annual fees |