JP4656565B2 - 高速プロセッサシステム、これを使用する方法及び記録媒体 - Google Patents

高速プロセッサシステム、これを使用する方法及び記録媒体 Download PDF

Info

Publication number
JP4656565B2
JP4656565B2 JP2005029278A JP2005029278A JP4656565B2 JP 4656565 B2 JP4656565 B2 JP 4656565B2 JP 2005029278 A JP2005029278 A JP 2005029278A JP 2005029278 A JP2005029278 A JP 2005029278A JP 4656565 B2 JP4656565 B2 JP 4656565B2
Authority
JP
Japan
Prior art keywords
cache
processor
cpu
mpu
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005029278A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005190494A5 (enExample
JP2005190494A (ja
Inventor
章男 大場
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Interactive Entertainment Inc
Original Assignee
Sony Interactive Entertainment Inc
Sony Computer Entertainment Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Interactive Entertainment Inc, Sony Computer Entertainment Inc filed Critical Sony Interactive Entertainment Inc
Priority to JP2005029278A priority Critical patent/JP4656565B2/ja
Publication of JP2005190494A publication Critical patent/JP2005190494A/ja
Publication of JP2005190494A5 publication Critical patent/JP2005190494A5/ja
Application granted granted Critical
Publication of JP4656565B2 publication Critical patent/JP4656565B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP2005029278A 1999-01-21 2005-02-04 高速プロセッサシステム、これを使用する方法及び記録媒体 Expired - Fee Related JP4656565B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005029278A JP4656565B2 (ja) 1999-01-21 2005-02-04 高速プロセッサシステム、これを使用する方法及び記録媒体

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1348699 1999-01-21
JP2005029278A JP4656565B2 (ja) 1999-01-21 2005-02-04 高速プロセッサシステム、これを使用する方法及び記録媒体

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2000595256A Division JP3698358B2 (ja) 1999-01-21 2000-01-21 高速プロセッサシステム、これを使用する方法及び記録媒体

Publications (3)

Publication Number Publication Date
JP2005190494A JP2005190494A (ja) 2005-07-14
JP2005190494A5 JP2005190494A5 (enExample) 2007-03-08
JP4656565B2 true JP4656565B2 (ja) 2011-03-23

Family

ID=34796879

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005029278A Expired - Fee Related JP4656565B2 (ja) 1999-01-21 2005-02-04 高速プロセッサシステム、これを使用する方法及び記録媒体

Country Status (1)

Country Link
JP (1) JP4656565B2 (enExample)

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2278688A (en) * 1988-02-16 1989-08-17 Sun Microsystems, Inc. Distributed cache architecture
JPH0239339A (ja) * 1988-07-29 1990-02-08 Hitachi Ltd キヤツシユメモリ装置
EP0375883A3 (en) * 1988-12-30 1991-05-29 International Business Machines Corporation Cache storage system
JPH033047A (ja) * 1989-05-31 1991-01-09 Nec Corp 演算機能付きメモリ
US5260898A (en) * 1992-03-13 1993-11-09 Sun Microsystems, Inc. Result cache for complex arithmetic units
JP3207591B2 (ja) * 1993-03-19 2001-09-10 株式会社日立製作所 キャッシュメモリを有する計算機の改良
US5900011A (en) * 1996-07-01 1999-05-04 Sun Microsystems, Inc. Integrated processor/memory device with victim data cache
JP3075183B2 (ja) * 1996-07-17 2000-08-07 日本電気株式会社 キャッシュメモリシステム
JPH10214223A (ja) * 1997-01-29 1998-08-11 Hitachi Ltd 情報処理システム

Also Published As

Publication number Publication date
JP2005190494A (ja) 2005-07-14

Similar Documents

Publication Publication Date Title
JP3698358B2 (ja) 高速プロセッサシステム、これを使用する方法及び記録媒体
CN112558889B (zh) 一种基于SEDRAM的堆叠式Cache系统、控制方法和Cache装置
JP3323212B2 (ja) データプレフェッチの方法およびその装置
US8225044B2 (en) Storage system which utilizes two kinds of memory devices as its cache memory and method of controlling the storage system
JP2021034052A (ja) 異種メモリを有するメモリシステム、これを含むコンピュータシステム及びそのデータ管理方法
CN119226191A (zh) 一种固态存储器和内存管理方法
JP4656565B2 (ja) 高速プロセッサシステム、これを使用する方法及び記録媒体
JP2002140232A (ja) マルチプロセッサシステム及びキャッシュを制御する方法
JP2580263B2 (ja) バッファ記憶装置
JP2000047942A (ja) キャッシュメモリ制御装置及びその制御方法
US12417179B2 (en) Adaptive system probe action to minimize input/output dirty data transfers
JPH0644139A (ja) ディスクキャッシュシステムおよびそのページ置き換え制御方法
JPH10320278A (ja) メモリコントローラ及びコンピュータシステム
JP2964504B2 (ja) 文書処理装置
JPH11203198A (ja) メモリアクセス制御装置
JP3204157B2 (ja) 計算機のデータ供給方式
JPH0793215A (ja) 半導体記憶装置
US8230173B2 (en) Cache memory system, data processing apparatus, and storage apparatus
JPH1055308A (ja) キャッシュメモリ
JPH02226447A (ja) コンピユータ・システムおよびその記憶装置アクセス方法
MXPA01007416A (en) High-speed processor system, method of using the same, and recording medium
JPH04291642A (ja) キャッシュ制御方式
JPH0415495B2 (enExample)
JP2000105727A (ja) マルチプロセッサ、シングルプロセッサおよびデータ記憶制御方法
JPH11143777A (ja) キャッシュメモリ装置

Legal Events

Date Code Title Description
RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20050624

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20050628

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070119

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070119

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100216

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100416

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20101109

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20101124

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20101217

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140107

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees