JP4522849B2 - シグマデルタアナログディジタル変換器と方法 - Google Patents
シグマデルタアナログディジタル変換器と方法 Download PDFInfo
- Publication number
- JP4522849B2 JP4522849B2 JP2004502473A JP2004502473A JP4522849B2 JP 4522849 B2 JP4522849 B2 JP 4522849B2 JP 2004502473 A JP2004502473 A JP 2004502473A JP 2004502473 A JP2004502473 A JP 2004502473A JP 4522849 B2 JP4522849 B2 JP 4522849B2
- Authority
- JP
- Japan
- Prior art keywords
- analog
- digital
- feedback signal
- converter
- unit elements
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0634—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
- H03M1/0656—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal
- H03M1/066—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal by continuously permuting the elements used, i.e. dynamic element matching
- H03M1/0665—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal by continuously permuting the elements used, i.e. dynamic element matching using data dependent selection of the elements, e.g. data weighted averaging
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
- H03M3/464—Details of the digital/analogue conversion in the feedback path
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/134,300 US6677875B2 (en) | 2002-04-29 | 2002-04-29 | Sigma-delta analog-to-digital converter and method |
| PCT/US2003/008252 WO2003094356A1 (en) | 2002-04-29 | 2003-03-17 | Sigma-delta analog-to-digital converter and method |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2005524328A JP2005524328A (ja) | 2005-08-11 |
| JP2005524328A5 JP2005524328A5 (enExample) | 2006-04-27 |
| JP4522849B2 true JP4522849B2 (ja) | 2010-08-11 |
Family
ID=29249191
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004502473A Expired - Lifetime JP4522849B2 (ja) | 2002-04-29 | 2003-03-17 | シグマデルタアナログディジタル変換器と方法 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US6677875B2 (enExample) |
| EP (1) | EP1506617A4 (enExample) |
| JP (1) | JP4522849B2 (enExample) |
| KR (1) | KR20040104656A (enExample) |
| CN (1) | CN100521548C (enExample) |
| AU (1) | AU2003223289A1 (enExample) |
| WO (1) | WO2003094356A1 (enExample) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7212874B2 (en) * | 2003-03-26 | 2007-05-01 | Cirrus Logic, Inc. | Noise-shapers and filters with noise shaping quantizers and systems and methods using the same |
| JP3801602B2 (ja) * | 2004-06-23 | 2006-07-26 | 株式会社半導体理工学研究センター | Da変換回路及びそれを用いたδσad変調器 |
| WO2006023726A1 (en) * | 2004-08-19 | 2006-03-02 | Intrinsix Corporation | Hybrid heterodyne transmitters and receivers |
| US8362431B2 (en) * | 2005-03-15 | 2013-01-29 | Mount Holyoke College | Methods of thermoreflectance thermography |
| US7183955B1 (en) * | 2005-06-14 | 2007-02-27 | Faraday Technology Corp. | Sigma-delta modulator, D/A conversion system and dynamic element matching method |
| US7119725B1 (en) * | 2005-07-29 | 2006-10-10 | Faraday Technology Corp. | Sigma-delta modulator, D/A conversion system and dynamic element matching method |
| KR100693816B1 (ko) | 2005-08-20 | 2007-03-12 | 삼성전자주식회사 | 동적 소자 정합 방법 및 다중 비트 데이터 변환기 |
| US7456766B2 (en) * | 2006-07-19 | 2008-11-25 | Qualcomm Incorporated | Sigma-delta modulation with offset |
| WO2007120400A1 (en) * | 2006-04-16 | 2007-10-25 | Intrinsix Corporation | Mismatch-shaping dynamic element matching systems and methods for multi-bit sigma-delta data converters |
| KR100845136B1 (ko) * | 2006-08-30 | 2008-07-09 | 삼성전자주식회사 | 데이터 가중 평균화 기법을 적용한 멀티비트 데이터 변환기 |
| CN101471670B (zh) * | 2007-12-24 | 2012-03-21 | 瑞昱半导体股份有限公司 | 查表式数据权重平衡电路以及动态组件匹配方法 |
| CN101350622B (zh) * | 2008-09-10 | 2012-01-11 | 华为技术有限公司 | 一种dem算法的量化器电路及实现方法 |
| US7782239B2 (en) * | 2008-10-28 | 2010-08-24 | Robert Bosch Gmbh | Multi-stage resettable sigma-delta converters |
| US7777658B2 (en) * | 2008-12-12 | 2010-08-17 | Analog Devices, Inc. | System and method for area-efficient three-level dynamic element matching |
| US8149151B2 (en) * | 2010-04-26 | 2012-04-03 | Robert Bosch Gmbh | Second order dynamic element rotation scheme |
| CN103905013A (zh) * | 2012-12-28 | 2014-07-02 | 宽纬科技股份有限公司 | 差异积分调制装置及其动态单元匹配电路 |
| CN104954018B (zh) * | 2014-03-28 | 2018-03-27 | 澜起科技(上海)有限公司 | ∑‑δ模数转换器 |
| US11757466B2 (en) * | 2020-08-10 | 2023-09-12 | Analog Devices, Inc. | System and method for dynamic element matching for delta sigma converters |
| CN112505747B (zh) * | 2020-12-22 | 2021-10-01 | 吉林大学 | 基于多信号发生器协同可控震源振动畸变抑制系统及方法 |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0513241B1 (en) * | 1990-01-31 | 1995-01-25 | Analog Devices, Inc. | Sigma delta modulator |
| US5608400A (en) * | 1995-08-24 | 1997-03-04 | Martin Marietta Corporation | Selectable intermediate frequency sigma-delta analog-to-digital converter |
| KR100226226B1 (ko) * | 1997-02-24 | 1999-10-15 | 윤덕용 | 혼합형 증폭기 |
| US6124813A (en) * | 1997-06-06 | 2000-09-26 | Analog Devices, Inc. | Self-linearizing multi-bit DACs |
| US5936562A (en) * | 1997-06-06 | 1999-08-10 | Analog Devices, Inc. | High-speed sigma-delta ADCs |
| JPH1127151A (ja) * | 1997-07-02 | 1999-01-29 | Sony Corp | シグマデルタ変調器 |
| JP2000078015A (ja) * | 1998-09-02 | 2000-03-14 | Asahi Kasei Microsystems Kk | マルチビット型d/a変換器及びデルタシグマ型a/d変換器 |
| US6304608B1 (en) * | 1998-11-04 | 2001-10-16 | Tai-Haur Kuo | Multibit sigma-delta converters employing dynamic element matching with reduced baseband tones |
| JP3420531B2 (ja) * | 1999-06-07 | 2003-06-23 | 日本プレシジョン・サーキッツ株式会社 | デルタシグマ方式d/a変換器 |
| US6380874B1 (en) * | 1999-07-12 | 2002-04-30 | National Instruments Corporation | System and method for self-calibrating a multi-bit delta-sigma analog to digital converter using dynamic element matching |
| US6411232B1 (en) * | 1999-09-30 | 2002-06-25 | Motorola, Inc. | Method and system for determining an element conversion characteristic contemporaneous with converting and input signal in a signal converter |
| US6384761B1 (en) * | 2000-08-07 | 2002-05-07 | Cirrus Logic, Inc. | Second and higher order dynamic element matching in multibit digital to analog and analog to digital data converters |
| US6522277B2 (en) * | 2001-02-05 | 2003-02-18 | Asahi Kasei Microsystems, Inc. | Circuit, system and method for performing dynamic element matching using bi-directional rotation within a data converter |
-
2002
- 2002-04-29 US US10/134,300 patent/US6677875B2/en not_active Expired - Lifetime
-
2003
- 2003-03-17 KR KR10-2004-7017359A patent/KR20040104656A/ko not_active Ceased
- 2003-03-17 AU AU2003223289A patent/AU2003223289A1/en not_active Abandoned
- 2003-03-17 JP JP2004502473A patent/JP4522849B2/ja not_active Expired - Lifetime
- 2003-03-17 WO PCT/US2003/008252 patent/WO2003094356A1/en not_active Ceased
- 2003-03-17 EP EP03719402A patent/EP1506617A4/en not_active Withdrawn
- 2003-03-17 CN CNB038095912A patent/CN100521548C/zh not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| KR20040104656A (ko) | 2004-12-10 |
| AU2003223289A1 (en) | 2003-11-17 |
| US20030201922A1 (en) | 2003-10-30 |
| JP2005524328A (ja) | 2005-08-11 |
| CN1650525A (zh) | 2005-08-03 |
| US6677875B2 (en) | 2004-01-13 |
| EP1506617A1 (en) | 2005-02-16 |
| WO2003094356A1 (en) | 2003-11-13 |
| EP1506617A4 (en) | 2006-02-22 |
| CN100521548C (zh) | 2009-07-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4522849B2 (ja) | シグマデルタアナログディジタル変換器と方法 | |
| US5382955A (en) | Error tolerant thermometer-to-binary encoder | |
| US9214953B1 (en) | Generalized data weighted averaging method for equally weighted multi-bit D/A elements | |
| US6507296B1 (en) | Current source calibration circuit | |
| US7486210B1 (en) | DWA structure and method thereof, digital-to-analog signal conversion method and signal routing method | |
| JPH03502864A (ja) | ディジタル・アナログ変換機 | |
| US10630304B1 (en) | Sub-ranging analog-to-digital converter | |
| US6844840B1 (en) | Successive-approximation-register (SAR) analog-to-digital converter (ADC) and method utilizing N three-way elements | |
| US7868807B2 (en) | Data weighted average circuit and dynamic element matching method | |
| CN111245439A (zh) | 一种应用于数模转换器的动态元件匹配电路和方法 | |
| US20080079615A1 (en) | Multi-Bit Data Converter Using Data Weight Averaging | |
| US20200343901A1 (en) | Successive approximation register analog-to-digital converter | |
| US7030792B2 (en) | Suppressing digital-to-analog converter (DAC) error | |
| JP4526919B2 (ja) | A/d変換装置 | |
| JP2007060654A (ja) | 動的素子整合方法及び多重ビットデータ変換器 | |
| CN101682332B (zh) | 具有逐次逼近模数转换器的电路 | |
| JPH1098384A (ja) | フラッシュ形アナログ−ディジタル変換器 | |
| US20090251347A1 (en) | Methods and apparatus for rotating a thermometer code | |
| US7999718B2 (en) | Analog-to-digital converter and electronic system including the same | |
| CN101335525A (zh) | 数据加权平均结构与方法、信号转换方法与信号绕线方法 | |
| JP2001292064A (ja) | Ad変換回路 | |
| CN111295843B (zh) | 具有至少三条采样信道的流水线模数转换器 | |
| KR20110090669A (ko) | 축차근사 레지스터형 아날로그-디지털 변환기 | |
| JPH07231256A (ja) | アナログ/ディジタル変換器 | |
| JP2021052333A (ja) | 逐次比較ad変換器 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060303 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060303 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080826 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20081126 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20081203 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090512 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090724 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20100427 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100526 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 Ref document number: 4522849 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130604 Year of fee payment: 3 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| EXPY | Cancellation because of completion of term |