JP4410574B2 - データビットストリーム中にテストジッタを注入するためのシステムおよび方法 - Google Patents
データビットストリーム中にテストジッタを注入するためのシステムおよび方法 Download PDFInfo
- Publication number
- JP4410574B2 JP4410574B2 JP2004025173A JP2004025173A JP4410574B2 JP 4410574 B2 JP4410574 B2 JP 4410574B2 JP 2004025173 A JP2004025173 A JP 2004025173A JP 2004025173 A JP2004025173 A JP 2004025173A JP 4410574 B2 JP4410574 B2 JP 4410574B2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- jitter
- current
- output
- differential
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/24—Testing correct operation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
- Manipulation Of Pulses (AREA)
- Electronic Switches (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/360,159 US7184469B2 (en) | 2003-02-06 | 2003-02-06 | Systems and methods for injection of test jitter in data bit-streams |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2004242304A JP2004242304A (ja) | 2004-08-26 |
| JP2004242304A5 JP2004242304A5 (enExample) | 2007-04-05 |
| JP4410574B2 true JP4410574B2 (ja) | 2010-02-03 |
Family
ID=32771369
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004025173A Expired - Lifetime JP4410574B2 (ja) | 2003-02-06 | 2004-02-02 | データビットストリーム中にテストジッタを注入するためのシステムおよび方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7184469B2 (enExample) |
| JP (1) | JP4410574B2 (enExample) |
| DE (1) | DE10348327B4 (enExample) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7315574B2 (en) * | 2004-05-03 | 2008-01-01 | Dft Microsystems, Inc. | System and method for generating a jittered test signal |
| US7480329B2 (en) * | 2004-10-29 | 2009-01-20 | Agilent Technologies, Inc. | Method of finding data dependent timing and voltage jitter for different bits in an arbitrary digital signal in accordance with selected surrounding bits |
| US7369605B2 (en) * | 2004-12-15 | 2008-05-06 | Spirent Communications | Method and device for injecting a differential current noise signal into a paired wire communication link |
| WO2006129491A1 (ja) * | 2005-06-01 | 2006-12-07 | Advantest Corporation | ジッタ発生回路 |
| JP4384207B2 (ja) * | 2007-06-29 | 2009-12-16 | 株式会社東芝 | 半導体集積回路 |
| US8179952B2 (en) * | 2008-05-23 | 2012-05-15 | Integrated Device Technology Inc. | Programmable duty cycle distortion generation circuit |
| US8194721B2 (en) * | 2008-05-23 | 2012-06-05 | Integrated Device Technology, Inc | Signal amplitude distortion within an integrated circuit |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3325730A (en) * | 1963-12-23 | 1967-06-13 | Hughes Aircraft Co | Pulse time jitter measuring system |
| US3937945A (en) * | 1974-06-25 | 1976-02-10 | The United States Of America As Represented By The United States National Aeronautics And Space Administration Office Of General Counsel-Code Gp | Apparatus for simulating optical transmission links |
| US6466072B1 (en) * | 1998-03-30 | 2002-10-15 | Cypress Semiconductor Corp. | Integrated circuitry for display generation |
| EP1162739B1 (en) | 2001-04-03 | 2003-03-05 | Agilent Technologies, Inc. (a Delaware corporation) | Filter injecting data dependent jitter and level noise |
| US6847232B2 (en) * | 2001-11-08 | 2005-01-25 | Texas Instruments Incorporated | Interchangeable CML/LVDS data transmission circuit |
| US6958640B2 (en) * | 2003-12-31 | 2005-10-25 | Intel Corporation | Interpolation delay cell for 2ps resolution jitter injector in optical link transceiver |
-
2003
- 2003-02-06 US US10/360,159 patent/US7184469B2/en not_active Expired - Lifetime
- 2003-10-17 DE DE10348327A patent/DE10348327B4/de not_active Expired - Fee Related
-
2004
- 2004-02-02 JP JP2004025173A patent/JP4410574B2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JP2004242304A (ja) | 2004-08-26 |
| DE10348327B4 (de) | 2009-06-25 |
| US20040156429A1 (en) | 2004-08-12 |
| DE10348327A1 (de) | 2004-08-26 |
| US7184469B2 (en) | 2007-02-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4842131B2 (ja) | バイアス電流補償回路を有するタイミング発生器及び方法 | |
| US7979754B2 (en) | Voltage margin testing for proximity communication | |
| KR101392102B1 (ko) | 보상 회로, 디지털 회로 보상 방법, 전압 공급 보상 시스템 및 집적 회로 | |
| JP4410574B2 (ja) | データビットストリーム中にテストジッタを注入するためのシステムおよび方法 | |
| CN110476071B (zh) | 光电二极管仿真器、测试电路和仿真光电二极管的方法 | |
| US20100164531A1 (en) | Tunable stress technique for reliability degradation measurement | |
| US9209809B1 (en) | Circuits for and methods of controlling output swing in a current-mode logic circuit | |
| US6278312B1 (en) | Method and apparatus for generating a reference voltage signal derived from complementary signals | |
| CN101233420B (zh) | 定时发生器及半导体试验装置 | |
| KR20090045499A (ko) | 조절가능한 디커플링 캐패시터를 갖는 반도체장치 | |
| US6104254A (en) | VCO in CMOS technology having an operating frequency of 1 GHz and greater | |
| US7123075B2 (en) | Current mirror compensation using channel length modulation | |
| US20120169361A1 (en) | Built in self test for transceiver | |
| Heydari et al. | A 40-GHz flip-flop-based frequency divider | |
| US7915932B2 (en) | Semiconductor integrated circuit | |
| WO2019167050A1 (en) | Information redistribution to reduce side channel leakage | |
| US11003204B1 (en) | Relaxation oscillator having a dynamically controllable current source | |
| JPH04208563A (ja) | 複数の集積回路間で集積回路の電界効果トランジスタの電気特性の固有不均一を補償する方法及び装置 | |
| US7177775B2 (en) | Testable digital delay line | |
| JP2007033386A (ja) | タイミング発生器及び半導体試験装置 | |
| US20050024089A1 (en) | Physical layers | |
| Kim et al. | A 10-Gb/s 6-V pp differential modulator driver in 65-nm CMOS | |
| US7064600B1 (en) | Limit swing charge pump and method thereof | |
| US20100327915A1 (en) | Semiconductor device and method for resetting the same | |
| US7212060B1 (en) | Ground bounce protection circuit for a test mode pin |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070125 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070125 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20070125 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20070125 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090626 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090707 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090928 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20091110 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20091113 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 4410574 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121120 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121120 Year of fee payment: 3 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121120 Year of fee payment: 3 |
|
| R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121120 Year of fee payment: 3 |
|
| R370 | Written measure of declining of transfer procedure |
Free format text: JAPANESE INTERMEDIATE CODE: R370 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121120 Year of fee payment: 3 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121120 Year of fee payment: 3 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121120 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131120 Year of fee payment: 4 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| EXPY | Cancellation because of completion of term |