JP4397697B2 - 出力回路 - Google Patents

出力回路 Download PDF

Info

Publication number
JP4397697B2
JP4397697B2 JP2004007977A JP2004007977A JP4397697B2 JP 4397697 B2 JP4397697 B2 JP 4397697B2 JP 2004007977 A JP2004007977 A JP 2004007977A JP 2004007977 A JP2004007977 A JP 2004007977A JP 4397697 B2 JP4397697 B2 JP 4397697B2
Authority
JP
Japan
Prior art keywords
gate
transistor
current
resistor
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2004007977A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005202658A (ja
JP2005202658A5 (enExample
Inventor
仁 牧島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2004007977A priority Critical patent/JP4397697B2/ja
Priority to DE102004055452A priority patent/DE102004055452B4/de
Priority to US11/000,081 priority patent/US7408389B2/en
Publication of JP2005202658A publication Critical patent/JP2005202658A/ja
Publication of JP2005202658A5 publication Critical patent/JP2005202658A5/ja
Application granted granted Critical
Publication of JP4397697B2 publication Critical patent/JP4397697B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Control Of Electrical Variables (AREA)
  • Electronic Switches (AREA)
  • Amplifiers (AREA)
JP2004007977A 2004-01-15 2004-01-15 出力回路 Expired - Lifetime JP4397697B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2004007977A JP4397697B2 (ja) 2004-01-15 2004-01-15 出力回路
DE102004055452A DE102004055452B4 (de) 2004-01-15 2004-11-17 Ausgangsschaltung
US11/000,081 US7408389B2 (en) 2004-01-15 2004-12-01 Output circuit with signal level shift

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004007977A JP4397697B2 (ja) 2004-01-15 2004-01-15 出力回路

Publications (3)

Publication Number Publication Date
JP2005202658A JP2005202658A (ja) 2005-07-28
JP2005202658A5 JP2005202658A5 (enExample) 2006-07-27
JP4397697B2 true JP4397697B2 (ja) 2010-01-13

Family

ID=34747159

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004007977A Expired - Lifetime JP4397697B2 (ja) 2004-01-15 2004-01-15 出力回路

Country Status (3)

Country Link
US (1) US7408389B2 (enExample)
JP (1) JP4397697B2 (enExample)
DE (1) DE102004055452B4 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4774287B2 (ja) * 2005-12-13 2011-09-14 Ｏｋｉセミコンダクタ株式会社 出力回路
DE102008011603B4 (de) * 2008-02-28 2009-12-31 Semikron Elektronik Gmbh & Co. Kg Schaltung und Verfahren zur Signalspannungsübertragung innerhalb eines Treibers eines Leistungshalbleiterschalters
DE102008011602B4 (de) * 2008-02-28 2010-01-14 Semikron Elektronik Gmbh & Co. Kg Schaltung und Verfahren zur Signalspannungsübertragung innerhalb eines Treibers eines Leistungshalbleiterschalters
JP4686589B2 (ja) * 2008-11-17 2011-05-25 三菱電機株式会社 レベルシフト回路
JP5862520B2 (ja) * 2012-08-31 2016-02-16 三菱電機株式会社 逆レベルシフト回路
IT201600096568A1 (it) 2016-09-27 2018-03-27 St Microelectronics Srl Comparatore di tensione hv con bassa sensibilita' alle variazioni di processi/temperatura e di alimentazione
US10539973B1 (en) * 2018-12-17 2020-01-21 Micron Technology, Inc. Low-voltage bias generator based on high-voltage supply
US11979041B2 (en) * 2020-01-08 2024-05-07 GLF INTEGRATED POWER INC., a Delaware corporation Methods and apparatuses for ultra-portable battery system protection and energy saving

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2207315B (en) * 1987-06-08 1991-08-07 Philips Electronic Associated High voltage semiconductor with integrated low voltage circuitry
US4855618A (en) * 1988-02-16 1989-08-08 Analog Devices, Inc. MOS current mirror with high output impedance and compliance
US4890010A (en) * 1988-12-22 1989-12-26 Ncr Corporation Matched current source serial bus driver
JPH03106115A (ja) * 1989-09-20 1991-05-02 Hitachi Ltd ドライバ回路
EP0561469A3 (en) * 1992-03-18 1993-10-06 National Semiconductor Corporation Enhancement-depletion mode cascode current mirror
JP3296588B2 (ja) * 1992-05-11 2002-07-02 株式会社日立製作所 インバータ装置
JP3228093B2 (ja) * 1995-06-28 2001-11-12 富士電機株式会社 高耐圧ｉｃ
JP3384399B2 (ja) * 1995-06-28 2003-03-10 富士電機株式会社 高耐圧ｉｃの高耐圧レベルシフト回路
US6034551A (en) * 1997-04-18 2000-03-07 Adaptec, Inc. Low voltage differential dual receiver
US6400212B1 (en) * 1999-07-13 2002-06-04 National Semiconductor Corporation Apparatus and method for reference voltage generator with self-monitoring
JP2001147243A (ja) * 1999-11-24 2001-05-29 Mitsubishi Electric Corp アナログ信号検出回路及び半導体電力変換装置の交流側電流検出器
JP4319362B2 (ja) * 2001-07-12 2009-08-26 三菱電機株式会社 逆レベルシフト回路およびパワー用半導体装置

Also Published As

Publication number Publication date
US7408389B2 (en) 2008-08-05
JP2005202658A (ja) 2005-07-28
DE102004055452A1 (de) 2005-08-18
DE102004055452B4 (de) 2008-05-29
US20050156636A1 (en) 2005-07-21

Similar Documents

Publication Publication Date Title
JP3884439B2 (ja) 半導体装置
US7701262B2 (en) Transmission line drivers and serial interface data transmission devices including the same
US6275073B1 (en) Differential input circuit
JP4098322B2 (ja) 駆動回路
US7038502B2 (en) LVDS driver circuit and driver circuit
US7391825B2 (en) Comparator circuit having reduced pulse width distortion
JP4397697B2 (ja) 出力回路
US7167052B2 (en) Low voltage differential amplifier circuit for wide voltage range operation
EP1133061A1 (en) Current matrix type digital-to-analog converter incorporating operational amplifier
US8063689B2 (en) Output stage system
US9191006B1 (en) Current-limited level shift circuit
US20030071661A1 (en) Input circuit
CN110611497A (zh) 比较器以及振荡电路
JP5965663B2 (ja) 半導体装置
US6380794B1 (en) Hybrid circuit having current source controlled by a comparator
JP2006295322A (ja) レベルシフタ回路
JP3855810B2 (ja) 差動増幅回路
JP2007180797A (ja) レベルシフト回路
JPWO2006087845A1 (ja) レベルシフト回路及びこれを備えた半導体集積回路
US20070146023A1 (en) Reset signal generating circuit and semiconductor integrated circuit device
US8188775B2 (en) Circuit arrangement for operating voltage detection
US11031916B2 (en) Circuit with wide range input common mode voltage operation
US11073856B2 (en) Input circuit having hysteresis without power supply voltage dependence
JP4887111B2 (ja) シュミット回路
JP2004304475A (ja) トレラント入力回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060609

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060609

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20091020

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20091021

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121030

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4397697

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131030

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term