JP4384410B2 - 特殊基板における薄膜製造方法およびその適用 - Google Patents

特殊基板における薄膜製造方法およびその適用 Download PDF

Info

Publication number
JP4384410B2
JP4384410B2 JP2002570292A JP2002570292A JP4384410B2 JP 4384410 B2 JP4384410 B2 JP 4384410B2 JP 2002570292 A JP2002570292 A JP 2002570292A JP 2002570292 A JP2002570292 A JP 2002570292A JP 4384410 B2 JP4384410 B2 JP 4384410B2
Authority
JP
Japan
Prior art keywords
manufacturing
substrate
component
layer
additional layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2002570292A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004532515A (ja
JP2004532515A5 (https=
Inventor
アスパール，ベルナール
クレール，ジヤン−フレデリツク
Original Assignee
コミサリヤ・ア・レネルジ・アトミク
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by コミサリヤ・ア・レネルジ・アトミク filed Critical コミサリヤ・ア・レネルジ・アトミク
Publication of JP2004532515A publication Critical patent/JP2004532515A/ja
Publication of JP2004532515A5 publication Critical patent/JP2004532515A5/ja
Application granted granted Critical
Publication of JP4384410B2 publication Critical patent/JP4384410B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/1914—Preparing SOI wafers using bonding
    • H10P90/1916—Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/22—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement by transferring layers from a donor substrate to a final substrate utilising a temporary handle substrate as an intermediary
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7434—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/96—Porous semiconductor

Landscapes

  • Thin Film Transistor (AREA)
  • Laminated Bodies (AREA)
  • Polymers With Sulfur, Phosphorus Or Metals In The Main Chain (AREA)
  • Glass Compositions (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
JP2002570292A 2001-03-02 2002-03-01 特殊基板における薄膜製造方法およびその適用 Expired - Lifetime JP4384410B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0102890A FR2821697B1 (fr) 2001-03-02 2001-03-02 Procede de fabrication de couches minces sur un support specifique et une application
PCT/FR2002/000754 WO2002071475A1 (fr) 2001-03-02 2002-03-01 Procede de fabrication de couches minces sur un support specifique et une application

Publications (3)

Publication Number Publication Date
JP2004532515A JP2004532515A (ja) 2004-10-21
JP2004532515A5 JP2004532515A5 (https=) 2005-12-22
JP4384410B2 true JP4384410B2 (ja) 2009-12-16

Family

ID=8860683

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002570292A Expired - Lifetime JP4384410B2 (ja) 2001-03-02 2002-03-01 特殊基板における薄膜製造方法およびその適用

Country Status (7)

Country Link
US (1) US6939782B2 (https=)
EP (1) EP1364400B9 (https=)
JP (1) JP4384410B2 (https=)
AT (1) ATE468606T1 (https=)
DE (1) DE60236410D1 (https=)
FR (1) FR2821697B1 (https=)
WO (1) WO2002071475A1 (https=)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2839385B1 (fr) * 2002-05-02 2004-07-23 Soitec Silicon On Insulator Procede de decollement de couches de materiau
FR2874455B1 (fr) * 2004-08-19 2008-02-08 Soitec Silicon On Insulator Traitement thermique avant collage de deux plaquettes
US6759277B1 (en) * 2003-02-27 2004-07-06 Sharp Laboratories Of America, Inc. Crystalline silicon die array and method for assembling crystalline silicon sheets onto substrates
US7183548B1 (en) * 2004-02-25 2007-02-27 Metadigm Llc Apparatus for modifying and measuring diamond and other workpiece surfaces with nanoscale precision
EP1571705A3 (fr) * 2004-03-01 2006-01-04 S.O.I.Tec Silicon on Insulator Technologies Réalisation d'une entité en matériau semiconducteur sur substrat
FR2866983B1 (fr) * 2004-03-01 2006-05-26 Soitec Silicon On Insulator Realisation d'une entite en materiau semiconducteur sur substrat
KR101152141B1 (ko) * 2005-06-08 2012-06-15 삼성전자주식회사 액정표시패널과 액정표시패널의 제조방법
WO2007019493A2 (en) * 2005-08-05 2007-02-15 Reveo, Inc. Process for making single crystalline flakes using deep etching
FR2935537B1 (fr) 2008-08-28 2010-10-22 Soitec Silicon On Insulator Procede d'initiation d'adhesion moleculaire
US7927975B2 (en) 2009-02-04 2011-04-19 Micron Technology, Inc. Semiconductor material manufacture
FR2943177B1 (fr) 2009-03-12 2011-05-06 Soitec Silicon On Insulator Procede de fabrication d'une structure multicouche avec report de couche circuit
FR2947380B1 (fr) 2009-06-26 2012-12-14 Soitec Silicon Insulator Technologies Procede de collage par adhesion moleculaire.
US9847243B2 (en) 2009-08-27 2017-12-19 Corning Incorporated Debonding a glass substrate from carrier using ultrasonic wave
FR2977069B1 (fr) 2011-06-23 2014-02-07 Soitec Silicon On Insulator Procede de fabrication d'une structure semi-conductrice mettant en oeuvre un collage temporaire
JP5480321B2 (ja) 2012-03-21 2014-04-23 株式会社東芝 磁気メモリ及びその製造方法
US9481566B2 (en) 2012-07-31 2016-11-01 Soitec Methods of forming semiconductor structures including MEMS devices and integrated circuits on opposing sides of substrates, and related structures and devices
FR2995136B1 (fr) * 2012-09-04 2015-06-26 Soitec Silicon On Insulator Pseudo-substrat avec efficacite amelioree d'utilisation d'un materiau monocristallin
US9209142B1 (en) 2014-09-05 2015-12-08 Skorpios Technologies, Inc. Semiconductor bonding with compliant resin and utilizing hydrogen implantation for transfer-wafer removal
WO2025226300A1 (en) * 2024-04-23 2025-10-30 Microchip Technology Incorporated Method including an ion beam implant and stressed film for separating a substrate film region from a bulk substrate region

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5300788A (en) * 1991-01-18 1994-04-05 Kopin Corporation Light emitting diode bars and arrays and method of making same
EP0909972A3 (en) * 1992-03-13 1999-06-09 Kopin Corporation Method of forming a high resolution liquid crystal display device
FR2715501B1 (fr) * 1994-01-26 1996-04-05 Commissariat Energie Atomique Procédé de dépôt de lames semiconductrices sur un support.
CN1132223C (zh) * 1995-10-06 2003-12-24 佳能株式会社 半导体衬底及其制造方法
FR2744285B1 (fr) * 1996-01-25 1998-03-06 Commissariat Energie Atomique Procede de transfert d'une couche mince d'un substrat initial sur un substrat final
FR2748851B1 (fr) * 1996-05-15 1998-08-07 Commissariat Energie Atomique Procede de realisation d'une couche mince de materiau semiconducteur
US6127199A (en) * 1996-11-12 2000-10-03 Seiko Epson Corporation Manufacturing method of active matrix substrate, active matrix substrate and liquid crystal display device
US6534380B1 (en) * 1997-07-18 2003-03-18 Denso Corporation Semiconductor substrate and method of manufacturing the same
JPH11233449A (ja) * 1998-02-13 1999-08-27 Denso Corp 半導体基板の製造方法
JP3809733B2 (ja) * 1998-02-25 2006-08-16 セイコーエプソン株式会社 薄膜トランジスタの剥離方法
JP4085459B2 (ja) * 1998-03-02 2008-05-14 セイコーエプソン株式会社 ３次元デバイスの製造方法
US6271101B1 (en) * 1998-07-29 2001-08-07 Semiconductor Energy Laboratory Co., Ltd. Process for production of SOI substrate and process for production of semiconductor device
JP2000077287A (ja) * 1998-08-26 2000-03-14 Nissin Electric Co Ltd 結晶薄膜基板の製造方法
FR2795866B1 (fr) * 1999-06-30 2001-08-17 Commissariat Energie Atomique Procede de realisation d'une membrane mince et structure a membrane ainsi obtenue
JP3804349B2 (ja) * 1999-08-06 2006-08-02 セイコーエプソン株式会社 薄膜デバイス装置の製造方法、アクティブマトリクス基板の製造方法、および電気光学装置
EP1939932A1 (en) * 1999-08-10 2008-07-02 Silicon Genesis Corporation A substrate comprising a stressed silicon germanium cleave layer

Also Published As

Publication number Publication date
WO2002071475A1 (fr) 2002-09-12
EP1364400B9 (fr) 2012-03-21
US6939782B2 (en) 2005-09-06
US20040110320A1 (en) 2004-06-10
JP2004532515A (ja) 2004-10-21
ATE468606T1 (de) 2010-06-15
FR2821697A1 (fr) 2002-09-06
FR2821697B1 (fr) 2004-06-25
EP1364400A1 (fr) 2003-11-26
DE60236410D1 (de) 2010-07-01
EP1364400B1 (fr) 2010-05-19

Similar Documents

Publication Publication Date Title
JP4384410B2 (ja) 特殊基板における薄膜製造方法およびその適用
US7045441B2 (en) Method for forming a single-crystal silicon layer on a transparent substrate
US6744116B1 (en) Thin film using non-thermal techniques
EP0924769B1 (en) Method of transferring thin film devices
KR100500520B1 (ko) 전사 방법 및 액티브 매트릭스 기판 제조 방법
TWI362547B (en) Peeling method and method for manufacturing display device using the peeling method
US6858517B2 (en) Methods of producing a heterogeneous semiconductor structure
US20030077885A1 (en) Embrittled substrate and method for making same
JP2012160754A (ja) 材料ブロックを切り取るための方法ならびに薄膜の形成方法
JPH07504782A (ja) 高密度電子回路モジュール
JP5140635B2 (ja) 薄膜素子の製造方法
JP2004532515A5 (https=)
JP2004252297A (ja) Ｔｆｔ液晶ディスプレイパネルの製造方法
JPH01181570A (ja) 薄膜トランジスタの製造方法
JP2009095962A (ja) 薄膜半導体装置の製造方法
JP4186502B2 (ja) 薄膜デバイスの製造方法、薄膜デバイスおよび表示装置
JP2003068995A (ja) 薄膜デバイス基板の製造方法
JP2008203851A (ja) ウエハーの接着工程を用いるグレースケールマスクの製造方法
JP2679676B2 (ja) Ｓｏｉ基板の製造方法および半導体装置の製造方法
JP2002270617A (ja) 半導体装置
US6853414B2 (en) Flat liquid crystal, screen operating in reflective mode and method for manufacturing this screen
JP2003298029A (ja) 剥離転写装置、剥離転写方法、半導体装置及びｉｃカード
JP4748351B2 (ja) 薄膜素子の製造方法
JP2006310399A (ja) 薄膜素子の製造方法、及び電子機器
JP3278062B2 (ja) 半導体装置とその製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050119

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050119

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080902

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20081126

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20081203

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090217

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090901

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090925

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121002

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4384410

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131002

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term