JP4334066B2 - パターン発生器及び電気部品試験装置 - Google Patents

パターン発生器及び電気部品試験装置 Download PDF

Info

Publication number
JP4334066B2
JP4334066B2 JP18447099A JP18447099A JP4334066B2 JP 4334066 B2 JP4334066 B2 JP 4334066B2 JP 18447099 A JP18447099 A JP 18447099A JP 18447099 A JP18447099 A JP 18447099A JP 4334066 B2 JP4334066 B2 JP 4334066B2
Authority
JP
Japan
Prior art keywords
address
interrupt
pattern
test pattern
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP18447099A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001014893A (ja
Inventor
勝 津藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advantest Corp
Original Assignee
Advantest Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corp filed Critical Advantest Corp
Priority to JP18447099A priority Critical patent/JP4334066B2/ja
Priority to TW089112545A priority patent/TW457535B/zh
Priority to DE10031528A priority patent/DE10031528A1/de
Priority to US09/606,082 priority patent/US6499126B1/en
Publication of JP2001014893A publication Critical patent/JP2001014893A/ja
Application granted granted Critical
Publication of JP4334066B2 publication Critical patent/JP4334066B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31919—Storing and outputting test patterns
    • G01R31/31921—Storing and outputting test patterns using compression techniques, e.g. patterns sequencer

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
JP18447099A 1999-06-29 1999-06-29 パターン発生器及び電気部品試験装置 Expired - Fee Related JP4334066B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP18447099A JP4334066B2 (ja) 1999-06-29 1999-06-29 パターン発生器及び電気部品試験装置
TW089112545A TW457535B (en) 1999-06-29 2000-06-26 Pattern generator and electric parts testing device
DE10031528A DE10031528A1 (de) 1999-06-29 2000-06-28 Mustergenerator und Prüfvorrichtung für elektrische Teile
US09/606,082 US6499126B1 (en) 1999-06-29 2000-06-29 Pattern generator and electric part testing apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18447099A JP4334066B2 (ja) 1999-06-29 1999-06-29 パターン発生器及び電気部品試験装置

Publications (2)

Publication Number Publication Date
JP2001014893A JP2001014893A (ja) 2001-01-19
JP4334066B2 true JP4334066B2 (ja) 2009-09-16

Family

ID=16153733

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18447099A Expired - Fee Related JP4334066B2 (ja) 1999-06-29 1999-06-29 パターン発生器及び電気部品試験装置

Country Status (4)

Country Link
US (1) US6499126B1 (de)
JP (1) JP4334066B2 (de)
DE (1) DE10031528A1 (de)
TW (1) TW457535B (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10110050A1 (de) * 2001-03-02 2002-09-05 Bosch Gmbh Robert Verfahren zur Absicherung sicherheitskritischer Programmteile vor versehentlicher Ausführung und eine Speichereinrichtung zur Durchführung dieses Verfahrens
US6789160B2 (en) * 2001-04-03 2004-09-07 Sun Microsystems, Inc. Multi-threaded random access storage device qualification tool
JP2005524852A (ja) 2002-05-08 2005-08-18 エヌピーテスト， インコーポレイテッド 多目的メモリを有するテスタシステム
US7434124B2 (en) * 2006-03-28 2008-10-07 National Instruments Corporation Reduced pattern memory in digital test equipment
US7725782B2 (en) * 2007-01-04 2010-05-25 Gm Global Technology Operations, Inc. Linked random access memory (RAM) interleaved pattern persistence strategy
CN101359966A (zh) * 2007-08-03 2009-02-04 深圳富泰宏精密工业有限公司 Gsm模块测试系统及方法
WO2015081980A1 (en) * 2013-12-02 2015-06-11 Advantest Corporation Instruction provider and method for providing a sequence of instructions, test processor and method for providing a device under test

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6032281A (en) * 1996-01-12 2000-02-29 Advantest Corp. Test pattern generator for memories having a block write function
US6067651A (en) * 1998-02-20 2000-05-23 Hewlett-Packard Company Test pattern generator having improved test sequence compaction
US6161206A (en) * 1998-04-30 2000-12-12 Credence Systems Corporation Pattern generator for a semiconductor integrated circuit tester
US6092225A (en) * 1999-01-29 2000-07-18 Credence Systems Corporation Algorithmic pattern generator for integrated circuit tester

Also Published As

Publication number Publication date
DE10031528A1 (de) 2001-02-08
JP2001014893A (ja) 2001-01-19
TW457535B (en) 2001-10-01
US6499126B1 (en) 2002-12-24

Similar Documents

Publication Publication Date Title
US6760865B2 (en) Multiple level built-in self-test controller and method therefor
US7302623B2 (en) Algorithm pattern generator for testing a memory device and memory tester using the same
US6347056B1 (en) Recording of result information in a built-in self-test circuit and method therefor
US7159145B2 (en) Built-in self test system and method
US5790559A (en) Semiconductor memory testing apparatus
US20100312517A1 (en) Test Method Using Memory Programmed with Tests and Protocol To Communicate between Device Under Test and Tester
US5677913A (en) Method and apparatus for efficient self testing of on-chip memory
KR100480852B1 (ko) 내장형자가테스트장치를이용하여다이나믹랜덤억세스메모리에서서브어레이테스트를위한장치및방법
KR100284477B1 (ko) 디램 탑재된 반도체 집적 회로
US6769083B1 (en) Test pattern generator, a testing device, and a method of generating a plurality of test patterns
US5109382A (en) Method and apparatus for testing a memory
JP4334066B2 (ja) パターン発生器及び電気部品試験装置
Tsai et al. Processor-programmable memory BIST for bus-connected embedded memories
US5892777A (en) Apparatus and method for observing the mode of a memory device
US5898858A (en) Method and apparatus for providing emulator overlay memory support for ball grid array microprocessor packages
US6006350A (en) Semiconductor device testing apparatus and method for testing memory and logic sections of a semiconductor device
JP4285816B2 (ja) パターン発生器、パターン発生方法及び試験装置
JP2934608B2 (ja) 半導体メモリ試験方法及びその装置
KR20030055150A (ko) 마이크로프로세서 및 마이크로프로세서의 처리 방법
JP3532350B2 (ja) データトレース装置
JP4616434B2 (ja) パターン発生器、パターン発生方法及び試験装置
JP3481689B2 (ja) 半導体試験装置
JPH08327703A (ja) ベクトル・モジュール・テーブルを用いる自動テスト装置のためのメモリ・アーキテクチャ
JP2837615B2 (ja) テスト容易化回路を備えたマイクロコンピュータ
Wu Memory Built-In Self-Test

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060421

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090616

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090623

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120703

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120703

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130703

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130703

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130703

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees