JP4287928B2 - フィルタ回路 - Google Patents

フィルタ回路 Download PDF

Info

Publication number
JP4287928B2
JP4287928B2 JP29590198A JP29590198A JP4287928B2 JP 4287928 B2 JP4287928 B2 JP 4287928B2 JP 29590198 A JP29590198 A JP 29590198A JP 29590198 A JP29590198 A JP 29590198A JP 4287928 B2 JP4287928 B2 JP 4287928B2
Authority
JP
Japan
Prior art keywords
capacitor
operational amplifier
electrode
inverting input
input terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP29590198A
Other languages
English (en)
Japanese (ja)
Other versions
JP2000124770A5 (enExample
JP2000124770A (ja
Inventor
勝広 金尾
Original Assignee
日本テキサス・インスツルメンツ株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本テキサス・インスツルメンツ株式会社 filed Critical 日本テキサス・インスツルメンツ株式会社
Priority to JP29590198A priority Critical patent/JP4287928B2/ja
Priority to US09/419,455 priority patent/US6388511B1/en
Publication of JP2000124770A publication Critical patent/JP2000124770A/ja
Publication of JP2000124770A5 publication Critical patent/JP2000124770A5/ja
Application granted granted Critical
Publication of JP4287928B2 publication Critical patent/JP4287928B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/003—Changing the DC level
    • H03K5/007—Base line stabilisation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/02—Multiple-port networks
    • H03H11/04—Frequency selective two-port networks
    • H03H11/12—Frequency selective two-port networks using amplifiers with feedback
    • H03H11/126—Frequency selective two-port networks using amplifiers with feedback using a single operational amplifier
    • H03H11/1286—Sallen-Key biquad
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/02—Multiple-port networks
    • H03H11/04—Frequency selective two-port networks
    • H03H11/12—Frequency selective two-port networks using amplifiers with feedback
    • H03H11/126—Frequency selective two-port networks using amplifiers with feedback using a single operational amplifier

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Networks Using Active Elements (AREA)
  • Amplifiers (AREA)
JP29590198A 1998-10-16 1998-10-16 フィルタ回路 Expired - Fee Related JP4287928B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP29590198A JP4287928B2 (ja) 1998-10-16 1998-10-16 フィルタ回路
US09/419,455 US6388511B1 (en) 1998-10-16 1999-10-15 Filter circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29590198A JP4287928B2 (ja) 1998-10-16 1998-10-16 フィルタ回路

Publications (3)

Publication Number Publication Date
JP2000124770A JP2000124770A (ja) 2000-04-28
JP2000124770A5 JP2000124770A5 (enExample) 2005-11-17
JP4287928B2 true JP4287928B2 (ja) 2009-07-01

Family

ID=17826628

Family Applications (1)

Application Number Title Priority Date Filing Date
JP29590198A Expired - Fee Related JP4287928B2 (ja) 1998-10-16 1998-10-16 フィルタ回路

Country Status (2)

Country Link
US (1) US6388511B1 (enExample)
JP (1) JP4287928B2 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6633197B1 (en) * 2000-10-27 2003-10-14 Marvell International, Ltd. Gate capacitor stress reduction in CMOS/BICMOS circuit
US7167686B2 (en) * 2002-01-25 2007-01-23 Qualcomm Incorporated Wireless communications transceiver: transmitter using a harmonic rejection mixer and an RF output offset phase-locked loop in a two-step up-conversion architecture and receiver using direct conversion architecture
JP2005037897A (ja) * 2003-06-23 2005-02-10 Sanyo Electric Co Ltd 増幅回路
US7880536B2 (en) * 2004-06-23 2011-02-01 Nxp B.V. Simplified sallen-key low-pass filter circuit
JP2006086477A (ja) * 2004-09-17 2006-03-30 Fujitsu Ltd 半導体装置
TWI449009B (zh) * 2005-12-02 2014-08-11 Semiconductor Energy Lab 顯示裝置和使用該顯示裝置的電子裝置
US7705666B1 (en) * 2009-02-04 2010-04-27 United Microelectronics Corp. Filler circuit cell
CN101807912B (zh) * 2009-02-16 2013-04-03 联华电子股份有限公司 填充电路单元
KR102128140B1 (ko) 2013-04-11 2020-06-29 라이온 세미컨덕터 인크. 하이브리드 전압 조정기를 제공하기 위한 장치, 시스템들 및 방법들
JP6171866B2 (ja) * 2013-11-08 2017-08-02 東洋インキＳｃホールディングス株式会社 距離センサー
US10601311B2 (en) 2018-02-13 2020-03-24 Lion Semiconductor Inc. Circuits and methods for hybrid 3:1 voltage regulators
KR102816303B1 (ko) 2020-04-28 2025-06-02 삼성전자주식회사 노이즈 필터링 회로 및 이를 포함하는 전자 회로

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5168180A (en) * 1992-04-20 1992-12-01 Motorola, Inc. Low frequency filter in a monolithic integrated circuit
JPH0746082A (ja) * 1993-07-30 1995-02-14 Nippondenso Co Ltd フィルタ回路
US5412335A (en) * 1994-01-14 1995-05-02 Motorola, Inc. Area-efficient current-input filter, virtual ground circuit used in same, and method therefor
DE4427015C1 (de) * 1994-07-29 1995-11-23 Siemens Ag Schaltungsanordnung zur Störsignalunterdrückung

Also Published As

Publication number Publication date
US6388511B1 (en) 2002-05-14
JP2000124770A (ja) 2000-04-28

Similar Documents

Publication Publication Date Title
JP4287928B2 (ja) フィルタ回路
JPH02142207A (ja) 温度に対して一定のｇｍを持つ電流基準回路
CN107947757A (zh) 阻抗电路
US6346804B2 (en) Impedance conversion circuit
US20040065899A1 (en) Semiconductor device
US8816760B2 (en) Capacitor amplifying circuit and operating method thereof
JPS61134124U (enExample)
JP6661496B2 (ja) 電源回路
JP2002280876A (ja) 半導体集積回路
JP3885875B2 (ja) 等価インダクタ回路
JPH04301912A (ja) アクテイブフイルタ回路
JP2008130683A (ja) 半導体集積回路装置
JP3801412B2 (ja) Ｍｏｓレギュレータ回路
TWI787754B (zh) 利用穿隧電流進行放大器偏壓控制
JPS63217820A (ja) Ｃｍｏｓ遅延回路
JP2571102Y2 (ja) 半導体集積回路
JPH0513063Y2 (enExample)
JPH0115219Y2 (enExample)
JP2002110916A (ja) 半導体装置
JPH04105180A (ja) 差動増幅器
JP2546636Y2 (ja) 能動負荷回路
JP3031291B2 (ja) 能動バイパス回路
JPH02248107A (ja) 演算増幅器
JPH0237546B2 (enExample)
JPH0321097B2 (enExample)

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050921

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050921

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080902

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20081104

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090303

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090330

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120403

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130403

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees