JP4236683B2 - フェーズ・ロックト・ループ・フィルタ - Google Patents

フェーズ・ロックト・ループ・フィルタ Download PDF

Info

Publication number
JP4236683B2
JP4236683B2 JP2006515954A JP2006515954A JP4236683B2 JP 4236683 B2 JP4236683 B2 JP 4236683B2 JP 2006515954 A JP2006515954 A JP 2006515954A JP 2006515954 A JP2006515954 A JP 2006515954A JP 4236683 B2 JP4236683 B2 JP 4236683B2
Authority
JP
Japan
Prior art keywords
charge pump
capacitor
path
loop filter
phase locked
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006515954A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006527936A5 (enExample
JP2006527936A (ja
Inventor
ゲネス，ミカエル
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2006527936A publication Critical patent/JP2006527936A/ja
Publication of JP2006527936A5 publication Critical patent/JP2006527936A5/ja
Application granted granted Critical
Publication of JP4236683B2 publication Critical patent/JP4236683B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H03L7/0893—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump the up-down pulses controlling at least two source current generators or at least two sink current generators connected to different points in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Networks Using Active Elements (AREA)
JP2006515954A 2003-06-17 2004-06-16 フェーズ・ロックト・ループ・フィルタ Expired - Fee Related JP4236683B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP03291465.7 2003-06-17
EP03291465A EP1492235B1 (en) 2003-06-17 2003-06-17 Filter for phase-locked loop
PCT/EP2004/006481 WO2004114525A1 (en) 2003-06-17 2004-06-16 Phase locked loop filter

Publications (3)

Publication Number Publication Date
JP2006527936A JP2006527936A (ja) 2006-12-07
JP2006527936A5 JP2006527936A5 (enExample) 2007-07-26
JP4236683B2 true JP4236683B2 (ja) 2009-03-11

Family

ID=33396031

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006515954A Expired - Fee Related JP4236683B2 (ja) 2003-06-17 2004-06-16 フェーズ・ロックト・ループ・フィルタ

Country Status (8)

Country Link
US (1) US7283004B2 (enExample)
EP (1) EP1492235B1 (enExample)
JP (1) JP4236683B2 (enExample)
KR (1) KR101073822B1 (enExample)
CN (1) CN1839548B (enExample)
AT (1) ATE364930T1 (enExample)
DE (1) DE60314384T2 (enExample)
WO (1) WO2004114525A1 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7382178B2 (en) 2004-07-09 2008-06-03 Mosaid Technologies Corporation Systems and methods for minimizing static leakage of an integrated circuit
US7567133B2 (en) * 2006-04-06 2009-07-28 Mosaid Technologies Corporation Phase-locked loop filter capacitance with a drag current
KR100852178B1 (ko) * 2007-03-29 2008-08-13 삼성전자주식회사 선형 변화 저항 회로 및 이를 포함하는 프로그램 가능한루프 필터
JP5102603B2 (ja) * 2007-12-21 2012-12-19 ルネサスエレクトロニクス株式会社 半導体集積回路
CN101465647B (zh) * 2007-12-21 2010-12-01 锐迪科微电子（上海）有限公司 锁相环装置中的滤波器及锁相环装置
US8854094B2 (en) * 2008-03-21 2014-10-07 Broadcom Corporation Phase locked loop
US8339207B2 (en) * 2008-07-23 2012-12-25 Sony Corporation System and method for effectively implementing a loop filter device
KR101283468B1 (ko) * 2009-11-19 2013-07-23 한국전자통신연구원 루프필터 및 이를 포함하는 위상 고정 루프
JP2013058904A (ja) * 2011-09-08 2013-03-28 Alps Electric Co Ltd 位相同期回路及びテレビジョン信号受信回路
CN103051334A (zh) * 2011-10-17 2013-04-17 无锡旗连电子科技有限公司 一种射频识别读写器锁相环
CN113300705B (zh) * 2021-07-27 2021-10-15 深圳比特微电子科技有限公司 锁相环电路和信号处理设备

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5424689A (en) * 1993-12-22 1995-06-13 Motorola, Inc. Filtering device for use in a phase locked loop controller
US5774023A (en) * 1997-04-30 1998-06-30 Motorola, Inc. Adaptive phase locked loop system with charge pump having dual current output
KR20020029900A (ko) * 2000-05-10 2002-04-20 요트.게.아. 롤페즈 전력-온 스위칭 과도 현상을 감소시키기 위한 회로를구비하는 위상-동기 루프를 포함하는 주파수 신시사이저
US6417739B1 (en) * 2001-03-23 2002-07-09 Motorola, Inc. Loop filter
EP1282234A1 (en) * 2001-07-31 2003-02-05 Texas Instruments Incorporated Loop filter architecture
US7161436B2 (en) * 2002-11-27 2007-01-09 Mediatek Inc. Charge pump structure for reducing capacitance in loop filter of a phase locked loop
JP4220843B2 (ja) * 2003-06-27 2009-02-04 パナソニック株式会社 低域ろ波回路およびフィードバックシステム

Also Published As

Publication number Publication date
KR20060018896A (ko) 2006-03-02
EP1492235A1 (en) 2004-12-29
CN1839548A (zh) 2006-09-27
US20070090882A1 (en) 2007-04-26
WO2004114525A1 (en) 2004-12-29
EP1492235B1 (en) 2007-06-13
JP2006527936A (ja) 2006-12-07
US7283004B2 (en) 2007-10-16
DE60314384D1 (de) 2007-07-26
DE60314384T2 (de) 2008-02-14
CN1839548B (zh) 2010-10-27
KR101073822B1 (ko) 2011-10-17
ATE364930T1 (de) 2007-07-15

Similar Documents

Publication Publication Date Title
US6980060B2 (en) Adaptive method and apparatus to control loop bandwidth of a phase lock loop
US6600351B2 (en) Loop filter architecture
US8274325B2 (en) Phase-locked loop
US8278984B2 (en) Phase-locked loop
JP4220828B2 (ja) 低域ろ波回路、フィードバックシステムおよび半導体集積回路
CN108075772B (zh) 具有去耦积分和比例路径的锁相环
JP4236683B2 (ja) フェーズ・ロックト・ループ・フィルタ
Choi et al. High multiplication factor capacitor multiplier for an on-chip PLL loop filter
JP4220843B2 (ja) 低域ろ波回路およびフィードバックシステム
CN108599761B (zh) 一种宽带信号源
US8344812B2 (en) Loop filter and voltage controlled oscillator for a phase-locked loop
US8456204B2 (en) Phase-locked loop systems using adaptive low-pass filters in switched bandwidth feedback loops
CN101753138B (zh) 双环路频率综合器及其相位噪声分析方法
CN106982057B (zh) 锁相环系统
CN114301451A (zh) 锁相环电路、控制方法、电荷泵及芯片
US12273117B2 (en) Low noise phase lock loop (PLL) circuit
KR100604983B1 (ko) 전력소모가 적은 커패시턴스 체배기
US20070247236A1 (en) Phase-locked loop filter capacitance with a drag current
Han et al. A time-constant calibrated phase-locked loop with a fast-locked time
KR20110073177A (ko) 가변적인 이득을 갖는 전압제어 발진기를 포함하는 위상 동기 루프 회로
CN116155271B (zh) 低噪声相位锁定环路（pll）电路
JP4327144B2 (ja) Ｐｌｌ回路におけるアクティブフィルタ。
JP2009194547A (ja) 低域ろ波回路
CN119010893A (zh) 压控振荡器、锁相环
JP2005354317A (ja) フィルタ回路およびｐｌｌ

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070606

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070606

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080602

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080821

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20081202

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20081216

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111226

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121226

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121226

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131226

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees