JP4159129B2 - 出力信号発生用回路装置 - Google Patents

出力信号発生用回路装置 Download PDF

Info

Publication number
JP4159129B2
JP4159129B2 JP00940798A JP940798A JP4159129B2 JP 4159129 B2 JP4159129 B2 JP 4159129B2 JP 00940798 A JP00940798 A JP 00940798A JP 940798 A JP940798 A JP 940798A JP 4159129 B2 JP4159129 B2 JP 4159129B2
Authority
JP
Japan
Prior art keywords
signal
threshold
threshold value
input
output terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP00940798A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10233662A (ja
JPH10233662A5 (enExample
Inventor
モーレス ロバート
アイゼル ハラルト
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Publication of JPH10233662A publication Critical patent/JPH10233662A/ja
Publication of JPH10233662A5 publication Critical patent/JPH10233662A5/ja
Application granted granted Critical
Publication of JP4159129B2 publication Critical patent/JP4159129B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/08—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding
    • H03K5/082—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold
    • H03K5/086—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold generated by feedback
    • H03K5/088—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold generated by feedback modified by switching, e.g. by a periodic signal or by a signal in synchronism with the transitions of the output signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/08—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding
    • H03K5/082—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold
    • H03K5/084—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold modified by switching, e.g. by a periodic signal or by a signal in synchronism with the transitions of the output signal

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
JP00940798A 1997-01-23 1998-01-21 出力信号発生用回路装置 Expired - Fee Related JP4159129B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19702303A DE19702303A1 (de) 1997-01-23 1997-01-23 Schaltungsanordnung zum Erzeugen eines Ausgangssignals
DE19702303:7 1997-01-23

Publications (3)

Publication Number Publication Date
JPH10233662A JPH10233662A (ja) 1998-09-02
JPH10233662A5 JPH10233662A5 (enExample) 2005-08-11
JP4159129B2 true JP4159129B2 (ja) 2008-10-01

Family

ID=7818144

Family Applications (1)

Application Number Title Priority Date Filing Date
JP00940798A Expired - Fee Related JP4159129B2 (ja) 1997-01-23 1998-01-21 出力信号発生用回路装置

Country Status (4)

Country Link
US (1) US6111443A (enExample)
EP (1) EP0855798B1 (enExample)
JP (1) JP4159129B2 (enExample)
DE (2) DE19702303A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6845348B1 (en) * 2000-04-03 2005-01-18 Lsi Logic Corporation Driver waveform modeling with multiple effective capacitances
US7130340B1 (en) * 2000-10-27 2006-10-31 Sun Microsystems, Inc. Noise margin self-diagnostic receiver logic
WO2002099619A1 (fr) * 2001-05-30 2002-12-12 Thine Electronics, Inc. Circuit integre a semi-conducteur
US6828828B2 (en) * 2001-08-03 2004-12-07 Hewlett-Packard Development Company, L.P. Dynamic control of switching reference voltage
DE10156026B4 (de) * 2001-11-15 2007-02-22 Advanced Micro Devices, Inc., Sunnyvale Komparatorschaltung sowie Verfahren zum Bestimmen eines Zeitintervalls
US20090212845A1 (en) * 2008-02-26 2009-08-27 Honeywell International Inc. High Voltage Control Switch
US8436659B1 (en) * 2008-06-24 2013-05-07 Marvell International Ltd. Circuits and methods for reducing electrical stress on a transistor
DE102012015945A1 (de) * 2012-08-09 2014-05-15 Infineon Technologies Ag Komparatorschaltung mit einer versteckten Hysterese

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2511566A1 (fr) * 1981-08-12 1983-02-18 Thomson Csf Recepteur optique a seuils pour systeme de transmission numerique a debit variable
GB2120030B (en) * 1982-03-04 1986-11-12 Sansui Electric Co Digital signal demodulator circuit
JPS58155481A (ja) * 1982-03-10 1983-09-16 Ricoh Co Ltd 画像２値化処理方式
JPS60176324A (ja) * 1984-02-22 1985-09-10 Pioneer Electronic Corp 波形整形回路
DE3442613A1 (de) * 1984-11-22 1986-05-22 Siemens AG, 1000 Berlin und 8000 München Synchronisierstufe zur gewinnung eines synchronisiersignals mit geringem jitter aus einer biternaeren datenfolge
JPH01265718A (ja) * 1988-04-18 1989-10-23 Toshiba Corp シュミットトリガ回路
NL8902225A (nl) * 1989-09-05 1991-04-02 Philips Nv Schakeling voor het detekteren van impulsen, en videorecorder voorzien van de schakeling.
US5191462A (en) * 1990-05-11 1993-03-02 At&T Bell Laboratories Fiber optic transmission distortion compensation
DE4221113C1 (de) * 1992-06-26 1993-12-09 Sick Optik Elektronik Erwin Komparatorschaltung zur Auslösung eines Schaltvorganges beim Durchgang eines veränderlichen Meßsignals durch eine Schaltschwelle
US5373400A (en) * 1993-12-01 1994-12-13 Analog Devices, Inc. Dynamic threshold updating circuit for a maximum likelihood detector using both positive and negative comparators
US5673282A (en) * 1995-07-28 1997-09-30 Lucent Technologies Inc. Method and apparatus for monitoring performance of a laser transmitter

Also Published As

Publication number Publication date
JPH10233662A (ja) 1998-09-02
DE19702303A1 (de) 1998-07-30
EP0855798B1 (de) 2005-09-07
EP0855798A1 (de) 1998-07-29
US6111443A (en) 2000-08-29
DE59813036D1 (de) 2005-10-13

Similar Documents

Publication Publication Date Title
US5905391A (en) Master-slave delay locked loop for accurate delay or non-periodic signals
JP3699764B2 (ja) ドライバ回路装置及びインターフェース
US5959492A (en) High speed differential driver circuitry and methods for implementing the same
JPH1165699A (ja) 半導体集積回路装置
JP4159129B2 (ja) 出力信号発生用回路装置
US20020050847A1 (en) Semiconductor device with dummy interface circuit
US20010043107A1 (en) Clock signal switching circuit
US6661269B2 (en) Selectively combining signals to produce desired output signal
US8928421B2 (en) Control circuit for reducing electromagnetic interference
US5821781A (en) Generator of periodic clock pulses with period selectable between three periods using a synchronzation signal with two logic levels
US5148052A (en) Recirculating transparent latch employing a multiplexing circuit
TW437169B (en) Reset circuit for flip-flop
CN107565951B (zh) 多状态信号生成电路
US5170072A (en) Buffer device having a booster circuit for a semiconductor memory device
US5994931A (en) Method and circuit configuration for controlling operating states of a second device by means of a first device
US20240380430A1 (en) Transmission system and transmission method for transmitting data and energy via a two-wire line
US4262219A (en) Circuit for generating phases to control the carrying out of operations in a data processing system
US7791392B2 (en) Apparatus and method for generating internal signal with variable pulse length according to period of external clock signal
US20060186927A1 (en) Method and circuit for filtering glitches
US6880099B1 (en) Method and apparatus not requiring a clock signal for sampling an input signal
KR100282420B1 (ko) 입력버퍼회로
US6369607B2 (en) Digital circuit
JPH038126B2 (enExample)
JP3381683B2 (ja) 差動入力回路及びその誤動作防止方法
US5834959A (en) Circuit arrangement for generating a binary output signal

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050118

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050118

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20061101

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20061107

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20070207

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20070213

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070507

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20070507

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070710

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20071001

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20071004

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080109

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080304

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20080425

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080701

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080715

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110725

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110725

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120725

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120725

Year of fee payment: 4

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120725

Year of fee payment: 4

R371 Transfer withdrawn

Free format text: JAPANESE INTERMEDIATE CODE: R371

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120725

Year of fee payment: 4

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120725

Year of fee payment: 4

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120725

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130725

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees