JP4102277B2 - 半導体集積回路装置 - Google Patents

半導体集積回路装置 Download PDF

Info

Publication number
JP4102277B2
JP4102277B2 JP2003321059A JP2003321059A JP4102277B2 JP 4102277 B2 JP4102277 B2 JP 4102277B2 JP 2003321059 A JP2003321059 A JP 2003321059A JP 2003321059 A JP2003321059 A JP 2003321059A JP 4102277 B2 JP4102277 B2 JP 4102277B2
Authority
JP
Japan
Prior art keywords
circuit
terminal
power supply
potential
protection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2003321059A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005093496A (ja
JP2005093496A5 (enExample
Inventor
信孝 北川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP2003321059A priority Critical patent/JP4102277B2/ja
Publication of JP2005093496A publication Critical patent/JP2005093496A/ja
Publication of JP2005093496A5 publication Critical patent/JP2005093496A5/ja
Application granted granted Critical
Publication of JP4102277B2 publication Critical patent/JP4102277B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP2003321059A 2003-09-12 2003-09-12 半導体集積回路装置 Expired - Fee Related JP4102277B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003321059A JP4102277B2 (ja) 2003-09-12 2003-09-12 半導体集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003321059A JP4102277B2 (ja) 2003-09-12 2003-09-12 半導体集積回路装置

Publications (3)

Publication Number Publication Date
JP2005093496A JP2005093496A (ja) 2005-04-07
JP2005093496A5 JP2005093496A5 (enExample) 2005-08-25
JP4102277B2 true JP4102277B2 (ja) 2008-06-18

Family

ID=34452842

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003321059A Expired - Fee Related JP4102277B2 (ja) 2003-09-12 2003-09-12 半導体集積回路装置

Country Status (1)

Country Link
JP (1) JP4102277B2 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4913376B2 (ja) * 2005-08-22 2012-04-11 ローム株式会社 半導体集積回路装置
JP5388632B2 (ja) * 2008-03-14 2014-01-15 株式会社半導体エネルギー研究所 半導体装置
JP5578805B2 (ja) * 2008-05-19 2014-08-27 キヤノン株式会社 半導体集積回路の保護回路及びその駆動方法
JP2011040520A (ja) * 2009-08-10 2011-02-24 Asahi Kasei Electronics Co Ltd 保護回路
JP2011119356A (ja) * 2009-12-01 2011-06-16 Sanyo Electric Co Ltd 半導体装置
JP2012174983A (ja) * 2011-02-23 2012-09-10 Toshiba Corp 集積回路
JP5743850B2 (ja) 2011-10-28 2015-07-01 株式会社東芝 集積回路
JP5752659B2 (ja) * 2012-09-20 2015-07-22 株式会社東芝 半導体回路
JP7413303B2 (ja) * 2021-03-17 2024-01-15 株式会社東芝 半導体装置及び半導体システム
CN115942725A (zh) * 2021-08-03 2023-04-07 瑞昱半导体股份有限公司 静电放电防护电路、驱动电路，以及预驱动电路及其集成电路版图

Also Published As

Publication number Publication date
JP2005093496A (ja) 2005-04-07

Similar Documents

Publication Publication Date Title
KR101926607B1 (ko) 클램핑 회로, 이를 포함하는 반도체 장치 및 반도체 장치의 클램핑 방법
US6867957B1 (en) Stacked-NMOS-triggered SCR device for ESD-protection
KR101492526B1 (ko) 과전압 내성을 갖는 통과 게이트
US6552583B1 (en) ESD-protection device with active R-C coupling to gate of large output transistor
US7706113B1 (en) Electrical overstress (EOS) and electrostatic discharge (ESD) protection circuit and method of use
US20090040671A1 (en) Power clamp for on-chip ESD protection
US6927957B1 (en) Electrostatic discharge clamp
US6300800B1 (en) Integrated circuit I/O buffer with series P-channel and floating well
KR101039856B1 (ko) 정전기 방전 회로
US8310275B2 (en) High voltage tolerant input/output interface circuit
EP2815478B1 (en) Surge protection for differential input/output interfaces
US7969190B2 (en) Input stage for mixed-voltage-tolerant buffer with reduced leakage
KR20230028300A (ko) 향상된 esd(electrostatic discharge) 강건성을 위한 회로 기법들
US20150062761A1 (en) Electrostatic Discharge Protection for Level-Shifter Circuit
JP2014026996A (ja) Ｅｓｄ保護回路
US8059376B2 (en) ESD clamp for high voltage operation
KR100688531B1 (ko) 정전기 전압에 대해서도 안정적인 고전압 내성을 갖는 입출력 회로
US10158225B2 (en) ESD protection system utilizing gate-floating scheme and control circuit thereof
US7394638B2 (en) System and method for a whole-chip electrostatic discharge protection that is independent of relative supply rail voltages and supply sequencing
US6492686B1 (en) Integrated circuit having buffering circuitry with slew rate control
JP4102277B2 (ja) 半導体集積回路装置
KR101148347B1 (ko) Ｅｓｄ 보호 회로 및 적어도 하나의 ｅｓｄ 보호 회로를 포함하는 집적 회로
US7619862B2 (en) Electrostatic discharge protection circuit for high voltage input pad
US20070177317A1 (en) ESD protection circuit
US20060232318A1 (en) Power clamp circuit and semiconductor device

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050412

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050412

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20071217

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071225

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080220

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080318

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080321

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110328

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees