JP4058234B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP4058234B2 JP4058234B2 JP2000377279A JP2000377279A JP4058234B2 JP 4058234 B2 JP4058234 B2 JP 4058234B2 JP 2000377279 A JP2000377279 A JP 2000377279A JP 2000377279 A JP2000377279 A JP 2000377279A JP 4058234 B2 JP4058234 B2 JP 4058234B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring layer
- wiring
- layer
- semiconductor device
- voltage amplitude
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000377279A JP4058234B2 (ja) | 1999-12-22 | 2000-12-12 | 半導体装置 |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11-364199 | 1999-12-22 | ||
| JP36419999 | 1999-12-22 | ||
| JP2000377279A JP4058234B2 (ja) | 1999-12-22 | 2000-12-12 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2001244267A JP2001244267A (ja) | 2001-09-07 |
| JP2001244267A5 JP2001244267A5 (enExample) | 2004-11-25 |
| JP4058234B2 true JP4058234B2 (ja) | 2008-03-05 |
Family
ID=26581550
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000377279A Expired - Fee Related JP4058234B2 (ja) | 1999-12-22 | 2000-12-12 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4058234B2 (enExample) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003243538A (ja) * | 2002-02-12 | 2003-08-29 | Hitachi Ltd | 半導体集積回路装置 |
| JP2005072573A (ja) * | 2003-08-05 | 2005-03-17 | Semiconductor Energy Lab Co Ltd | 配線基板及びその作製方法、並びに半導体装置及びその作製方法 |
| JP5089850B2 (ja) * | 2003-11-25 | 2012-12-05 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| JP4535845B2 (ja) | 2004-10-29 | 2010-09-01 | 富士通セミコンダクター株式会社 | 半導体装置 |
| US7936072B2 (en) * | 2007-11-12 | 2011-05-03 | Renesas Electronics Corporation | Semiconductor device having dual damascene structure |
| EP3155666B1 (en) * | 2014-06-16 | 2021-05-12 | Intel IP Corporation | Metal on both sides with clock gated power and signal routing underneath |
| JP6741933B2 (ja) | 2015-10-02 | 2020-08-19 | ミツミ電機株式会社 | 光走査モジュール、光走査制御装置 |
-
2000
- 2000-12-12 JP JP2000377279A patent/JP4058234B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2001244267A (ja) | 2001-09-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6483176B2 (en) | Semiconductor with multilayer wiring structure that offer high speed performance | |
| US12255141B2 (en) | Semiconductor integrated circuit device | |
| CN101714551B (zh) | 含层间绝缘部分的低漏电电容器 | |
| USRE45988E1 (en) | Semiconductor integrated circuit | |
| US12062694B2 (en) | Semiconductor integrated circuit device | |
| US12159866B2 (en) | Semiconductor integrated circuit device | |
| JP7529121B2 (ja) | 半導体装置 | |
| US12119339B2 (en) | Semiconductor integrated circuit device | |
| EP0177336B1 (en) | Gate array integrated device | |
| US11930629B2 (en) | Semiconductor memory device including multiple conductive line layers | |
| CN101315928B (zh) | 具有单元金氧半组件的集成电路的布局方法 | |
| TWI441314B (zh) | Semiconductor device | |
| JP4058234B2 (ja) | 半導体装置 | |
| JP3115787B2 (ja) | ポリセル集積回路 | |
| US10032779B2 (en) | Semiconductor device with plasma damage protecting elements | |
| EP0657937A1 (en) | An improved gate array architecture and layout for deep space applications | |
| US20250151391A1 (en) | Logic cell with small cell delay | |
| TWI841101B (zh) | 半導體結構 | |
| JPH0278230A (ja) | 半導体集積回路装置 | |
| JPH09107039A (ja) | Cmosパワーデバイスおよびその構成およびレイアウト方法 | |
| JPH0456466B2 (enExample) | ||
| TWI694580B (zh) | 電晶體堆疊結構 | |
| JPH01161860A (ja) | 半導体集積回路装置及びその製造方法 | |
| JPH02205356A (ja) | Mos型半導体集積回路装置 | |
| JPH03254155A (ja) | 半導体記憶装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20050131 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20060911 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070612 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070810 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20071211 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20071217 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101221 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111221 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121221 Year of fee payment: 5 |
|
| LAPS | Cancellation because of no payment of annual fees |