JP4057791B2 - Pll回路および無線通信端末機器 - Google Patents
Pll回路および無線通信端末機器 Download PDFInfo
- Publication number
- JP4057791B2 JP4057791B2 JP2001083973A JP2001083973A JP4057791B2 JP 4057791 B2 JP4057791 B2 JP 4057791B2 JP 2001083973 A JP2001083973 A JP 2001083973A JP 2001083973 A JP2001083973 A JP 2001083973A JP 4057791 B2 JP4057791 B2 JP 4057791B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- constant current
- frequency
- switch
- phase comparator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/104—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional signal from outside the loop for setting or controlling a parameter in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/12—Indirect frequency synthesis using a mixer in the phase-locked loop
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Transceivers (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP00311746.2 | 2000-12-28 | ||
| EP00311746A EP1220453B1 (en) | 2000-12-28 | 2000-12-28 | PLL circuit with reduced settling time |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2002208856A JP2002208856A (ja) | 2002-07-26 |
| JP2002208856A5 JP2002208856A5 (enExample) | 2005-06-16 |
| JP4057791B2 true JP4057791B2 (ja) | 2008-03-05 |
Family
ID=8173496
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001083973A Expired - Lifetime JP4057791B2 (ja) | 2000-12-28 | 2001-03-23 | Pll回路および無線通信端末機器 |
Country Status (8)
| Country | Link |
|---|---|
| US (2) | US6912380B2 (enExample) |
| EP (1) | EP1220453B1 (enExample) |
| JP (1) | JP4057791B2 (enExample) |
| KR (1) | KR100746143B1 (enExample) |
| CN (1) | CN1232145C (enExample) |
| AT (1) | ATE422729T1 (enExample) |
| DE (1) | DE60041546D1 (enExample) |
| TW (1) | TW527778B (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2021060787A1 (en) * | 2019-09-23 | 2021-04-01 | Samsung Electronics Co., Ltd. | Electronic device including phase locked loop circuit used for radio frequency communication |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FI113817B (fi) * | 2002-05-27 | 2004-06-15 | Nokia Corp | Parannettu piirijärjestely vaihelukoksi, vaihelukon toteuttava integroitupiiri, vaihelukkoa hyödyntävä menetelmä ja solukkoverkon päätelaite |
| US7103327B2 (en) * | 2002-06-18 | 2006-09-05 | Broadcom, Corp. | Single side band transmitter having reduced DC offset |
| GB0322538D0 (en) * | 2003-09-26 | 2003-10-29 | Univ Belfast | Phase conjugate circuit |
| US7543163B2 (en) * | 2005-01-05 | 2009-06-02 | Exar Corporation | Low power method of monitoring and of responsively initiating higher powered intelligent response to detected change of condition |
| TWI470934B (zh) * | 2009-10-06 | 2015-01-21 | 晨星半導體股份有限公司 | 可攜式控制裝置及其方法 |
| US8634766B2 (en) | 2010-02-16 | 2014-01-21 | Andrew Llc | Gain measurement and monitoring for wireless communication systems |
| CN103378853B (zh) * | 2012-04-28 | 2016-04-13 | 上海华虹宏力半导体制造有限公司 | 锁相环电路 |
| CN109450442A (zh) * | 2018-11-14 | 2019-03-08 | 四川长虹电器股份有限公司 | 一种内置电流源的锁相环 |
| JP7074100B2 (ja) * | 2019-03-13 | 2022-05-24 | 株式会社Jvcケンウッド | 無線通信装置およびプログラム |
Family Cites Families (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4115745A (en) * | 1977-10-04 | 1978-09-19 | Gte Sylvania Incorporated | Phase lock speed-up circuit |
| GB2087564B (en) * | 1980-11-14 | 1984-06-13 | Redland Automation Ltd | Object detector |
| US4458561A (en) * | 1982-05-21 | 1984-07-10 | Frank Andrew A | Control system and method for a power delivery system having a continuously variable ratio transmission |
| EP0288007A3 (en) * | 1987-04-20 | 1990-03-28 | Anritsu Corporation | Signal generating apparatus using pll circuit |
| US4890072A (en) * | 1988-02-03 | 1989-12-26 | Motorola, Inc. | Phase locked loop having a fast lock current reduction and clamping circuit |
| EP0458269B1 (en) * | 1990-05-21 | 1995-03-08 | Nec Corporation | Phase-locked loop circuit |
| US5208546A (en) * | 1991-08-21 | 1993-05-04 | At&T Bell Laboratories | Adaptive charge pump for phase-locked loops |
| DE4342344C2 (de) * | 1993-12-11 | 1996-07-25 | Telefunken Microelectron | Schaltungsanordnung für eine Phasenregelschleife |
| GB9415185D0 (en) * | 1994-07-28 | 1994-09-21 | Thomson Consumer Electronics | Fast acting control system |
| KR960038686A (ko) * | 1995-04-13 | 1996-11-21 | 김광호 | 단일 주파수에 의한 신호 송수신회로 |
| EP0782271B1 (en) * | 1995-12-28 | 2002-03-13 | Thomson Consumer Electronics, Inc. | Phase locked loop with controllable response time |
| US5758274A (en) * | 1996-03-13 | 1998-05-26 | Symbol Technologies, Inc. | Radio frequency receiver with automatic gain control |
| JP3839117B2 (ja) * | 1997-01-30 | 2006-11-01 | 株式会社ルネサステクノロジ | Pll回路およびそれを用いた無線通信端末機器 |
| US6150890A (en) * | 1998-03-19 | 2000-11-21 | Conexant Systems, Inc. | Dual band transmitter for a cellular phone comprising a PLL |
| FR2787259B1 (fr) * | 1998-06-05 | 2004-07-09 | Siemens Ag | Boucle a verrouillage de phase pour des signaux a haute frequence |
| US6249685B1 (en) * | 1998-12-21 | 2001-06-19 | Texas Instruments Incorporated | Low power fractional pulse generation in frequency tracking multi-band fractional-N phase lock loop |
| FR2798019B1 (fr) * | 1999-08-26 | 2002-08-16 | Cit Alcatel | Synthetiseur de frequences a boucle de phase |
| GB2357381B (en) * | 1999-12-13 | 2003-12-24 | Sony Uk Ltd | Changing the output frequency of a phased-locked loop |
| JP4401011B2 (ja) * | 2000-08-04 | 2010-01-20 | Necエレクトロニクス株式会社 | Pll回路 |
-
2000
- 2000-12-28 AT AT00311746T patent/ATE422729T1/de not_active IP Right Cessation
- 2000-12-28 DE DE60041546T patent/DE60041546D1/de not_active Expired - Lifetime
- 2000-12-28 EP EP00311746A patent/EP1220453B1/en not_active Expired - Lifetime
-
2001
- 2001-03-23 JP JP2001083973A patent/JP4057791B2/ja not_active Expired - Lifetime
- 2001-03-29 US US09/819,810 patent/US6912380B2/en not_active Expired - Fee Related
- 2001-03-29 KR KR1020010016631A patent/KR100746143B1/ko not_active Expired - Fee Related
- 2001-03-30 TW TW090107901A patent/TW527778B/zh active
- 2001-03-30 CN CNB01112184XA patent/CN1232145C/zh not_active Expired - Fee Related
- 2001-03-30 US US09/820,881 patent/US6608510B2/en not_active Expired - Lifetime
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2021060787A1 (en) * | 2019-09-23 | 2021-04-01 | Samsung Electronics Co., Ltd. | Electronic device including phase locked loop circuit used for radio frequency communication |
| US11271573B2 (en) | 2019-09-23 | 2022-03-08 | Samsung Electronics Co., Ltd | Electronic device including phase locked loop circuit used for radio frequency communication |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20020055344A (ko) | 2002-07-08 |
| EP1220453B1 (en) | 2009-02-11 |
| US6912380B2 (en) | 2005-06-28 |
| ATE422729T1 (de) | 2009-02-15 |
| KR100746143B1 (ko) | 2007-08-03 |
| TW527778B (en) | 2003-04-11 |
| US20020084814A1 (en) | 2002-07-04 |
| DE60041546D1 (de) | 2009-03-26 |
| US6608510B2 (en) | 2003-08-19 |
| EP1220453A1 (en) | 2002-07-03 |
| JP2002208856A (ja) | 2002-07-26 |
| US20020086652A1 (en) | 2002-07-04 |
| CN1361644A (zh) | 2002-07-31 |
| CN1232145C (zh) | 2005-12-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9154143B2 (en) | Semiconductor device | |
| JP4566228B2 (ja) | 送受信機 | |
| Razavi | RF transmitter architectures and circuits | |
| JP3818624B2 (ja) | 無線通信システム | |
| US7212047B2 (en) | Semiconductor integrated circuit having built-in PLL circuit | |
| RU2479121C2 (ru) | Квадратурный делитель частоты с делением на три | |
| Burdett | Ultra-low-power wireless systems: Energy-efficient radios for the Internet of Things | |
| KR20010111155A (ko) | 고속 동기를 갖는 위상동기루프 | |
| JP4057791B2 (ja) | Pll回路および無線通信端末機器 | |
| WO2007108534A1 (ja) | 電圧制御発振回路 | |
| JP2014212491A (ja) | Pll回路、キャリブレーション方法及び無線通信装置 | |
| JP4547084B2 (ja) | 移動体通信機および送受信機 | |
| CN113890559B (zh) | 一种多模式可重构的超宽带集成收发机以及发射机的两种架构 | |
| TW201633683A (zh) | 電壓產生器 | |
| US20050030211A1 (en) | Sigma-delta converter arrangement | |
| KR100341622B1 (ko) | 차동 차지펌프를 이용한 위상동기루프의 필터부 | |
| US20050057317A1 (en) | High speed voltage controlled oscillator and method thereof | |
| KR20010053564A (ko) | 텔레커뮤니케이션 ic용 다중 주파수 저전력 발진기 | |
| Chen et al. | A 2-V 2.3/4.6-GHz dual-band frequency synthesizer in 0.35-/spl mu/m digital CMOS process | |
| US10826432B2 (en) | Quadrature oscillator | |
| CN114726365B (zh) | 一种低噪声锁相环控制电路、装置及方法 | |
| JP2000224027A (ja) | Pll回路 | |
| CN117614391A (zh) | 具有自动幅度控制功能的压控振荡器 | |
| Chen et al. | A 2V, 2.3/4.6 GHz dual-band CMOS frequency synthesizer | |
| JP3093680B2 (ja) | 携帯無線機 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040910 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040910 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20061025 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20061031 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070124 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070220 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070521 |
|
| A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20070626 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070911 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20071115 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20071204 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20071214 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 4057791 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101221 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101221 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111221 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111221 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121221 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131221 Year of fee payment: 6 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| EXPY | Cancellation because of completion of term |