JP3891678B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP3891678B2 JP3891678B2 JP06004098A JP6004098A JP3891678B2 JP 3891678 B2 JP3891678 B2 JP 3891678B2 JP 06004098 A JP06004098 A JP 06004098A JP 6004098 A JP6004098 A JP 6004098A JP 3891678 B2 JP3891678 B2 JP 3891678B2
- Authority
- JP
- Japan
- Prior art keywords
- electrode
- semiconductor chip
- pad electrode
- semiconductor
- pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L24/743—Apparatus for manufacturing layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/1182—Applying permanent coating, e.g. in-situ coating
- H01L2224/11822—Applying permanent coating, e.g. in-situ coating by dipping, e.g. in a solder bath
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
- H01L2224/26152—Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/26175—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/27011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
- H01L2224/27013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the layer connector, e.g. solder flow barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/273—Manufacturing methods by local deposition of the material of the layer connector
- H01L2224/2731—Manufacturing methods by local deposition of the material of the layer connector in liquid form
- H01L2224/27312—Continuous flow, e.g. using a microsyringe, a pump, a nozzle or extrusion
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L2224/743—Apparatus for manufacturing layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83009—Pre-treatment of the layer connector or the bonding area
- H01L2224/83051—Forming additional members, e.g. dam structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06506—Wire or wire-like electrical connections between devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/38—Cooling arrangements using the Peltier effect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Description
【発明の属する技術分野】
本発明は、基板上にフリップチップ実装した第1のIC上に第2のICを固定し該第2ICと上記基板とを電気的に接続した半導体装置、及び該半導体装置の製造方法に関する。
【0002】
【従来の技術及び発明が解決しようとする課題】
LSI(大規模集積回路)は、長年Si基板上に平面的に設計され形成されてきており、その配線ルールからもわかるようにますます微細化が進んでいる。しかしながら上記微細化の追求は、製造コストの上昇や製造方法の困難さを招くことが懸念されている。そのため三次元的にデバイスを構成することが提案されている。例えば特開平3−169062号公報には、図13に示すようなQFP(Quad Flat Gull Wing Leaded Package)形態の半導体デバイス20が開示されている。該半導体デバイス20では、アイランド5上に第1半導体チップ1が固定され、該第1半導体チップ1上に形成されたパッド電極8にバンプ3を介して第2半導体チップ2がフリップチップ実装されている。さらに、第1半導体チップ1において、当該第1半導体チップ1に載置された第2半導体チップ2の周囲部分に存在するパッド電極7と内部リード6の一端部との間に金属の細線4がボンディングされる。そして内部リード6の他端部を外部に露出させるようにして第1半導体チップ1、第2半導体チップ2、金属細線4等が樹脂材9にて封止される。
【0003】
しかしながら上述のように構成される半導体デバイス20では、第1半導体チップ1及び第2半導体チップ2と内部リード6とを電気的に接続するため、第1半導体チップ1上にて当該第1半導体チップ1の周囲に沿って形成されているパッド電極7を利用する。したがって、第1半導体チップ1にフリップチップ実装される第2半導体チップ2の平面的な大きさは、上記パッド電極7に干渉しないようにパッド電極7よりも内側の面積に相当する大きさに限定される。即ち、第2半導体チップ2は第1半導体チップ1よりも平面的に小さくなければならないという制限がある。又、内部リード6へ金属細線4をボンディングすることから、上記QFP構造のパッケージサイズが大きくなるという問題もある。
本発明はこのような問題点を解決するためになされたもので、高集積化された半導体装置であって従来よりも面積を縮小化した半導体装置、及び該半導体装置の製造方法を提供することを目的とする。
【0004】
【課題を解決するための手段】
本発明の第1態様の半導体装置は、互いに隙間を介して並設される複数の第1半導体チップであって、それぞれの第1電極形成面に第1電極を有し該第1電極がフリップチップ装着される第1半導体チップと、
複数の上記第1半導体チップに対応して設けられる一つの第2半導体チップであって、複数の上記第1半導体チップとほぼ同等の面積を占め、かつ複数の上記第1半導体チップの上記第1電極形成面に対向する第1電極非形成面のほぼ全面に対向して配置される第2電極非形成面を有する第2半導体チップと、
対向する2つの側面の一方には上記第1半導体チップの上記第1電極がフリップチップ装着される第1パッド電極、及び上記第2電極非形成面に対向する上記第2半導体チップの第2電極形成面に形成されている第2電極と金属線を介して接続される第2パッド電極を有し、他方には第3パッド電極を有し上記第1及び第2パッド電極と上記第3パッド電極とを電気的に接続した基板と、
上記第1パッド電極と上記第2パッド電極との間、及び互いに隣接する上記第1半導体チップ間における上記隙間に注入され、上記基板に装着された上記第1半導体チップの封止を行うとともに、上記第1半導体チップの上記第1電極非形成面と上記第2半導体チップの上記第2電極非形成面とを固定する第1封止材と、
を備えたことを特徴とする。
【0005】
本発明の第2態様の半導体装置の製造方法は、対向する2つの側面の一方には第1パッド電極及び第2パッド電極を有し、他方には第3パッド電極を有し上記第1及び第2パッド電極と上記第3パッド電極とを電気的に接続した基板に対して複数の第1半導体チップを互いに隙間を介して配置して、それぞれの第1半導体チップの第1電極形成面に形成された第1電極と上記第1パッド電極とをフリップチップ装着し、
複数の上記第1半導体チップにおいて上記第1電極形成面に対向する第1電極非形成面と、複数の上記第1半導体チップとほぼ同等の面積を有し上記第1電極非形成面のほぼ全面に対向して配置される一つの第2半導体チップの第2電極非形成面とを対向させた状態にて、上記第1パッド電極と上記第2パッド電極との間、及び複数の上記第1半導体チップ間の上記隙間に第1封止材を注入することで、上記基板に装着された上記第1半導体チップの封止を行うとともに、上記第1半導体チップと上記第2半導体チップとの固定を行い、
上記第1半導体チップ及び上記第2半導体チップが上記基板に取り付けられた後、上記第2半導体チップにおいて上記第2電極非形成面に対向する第2電極形成面に形成される第2電極と上記基板の上記第2パッド電極とを金属線にて電気的に接続する、
ことを特徴とする。
【0006】
【発明の実施の形態】
本発明の実施形態における半導体装置、及び該半導体装置の製造方法について図を参照しながら以下に説明する。尚、各図において同じ構成部分については同じ符号を付している。
図1に示すように本実施形態の半導体装置101は、大別して、多層基板110と、第1半導体チップ111と、第2半導体チップ112とを有する。キャリアと呼ばれるインターポーザとしての多層基板110は、図2又は図9に示すように、一辺が例えば11mmの方形状の平面形状にてなり、例えばセラミクスや樹脂材料にてなる板材121を複数の層に積層して形成され、その厚み方向において対向する2つの側面122,123の内、一方の側面122には上記第1半導体チップ111をフリップチップ装着する第1パッド電極124、及び上記第2半導体チップ112の第2電極136と金属線137にて電気的に接続される第2パッド電極125が形成される。尚、本実施形態では、多層基板110の周囲に沿って第2パッド電極125を形成し、その内側に第1パッド電極124が形成されている。他方の側面123には、当該半導体装置110を例えばプリント基板に電気的に接続するための第3パッド電極126が形成されている。尚、第3パッド電極126としては、LGA(ランドグリッドアレイ)タイプや、BGA(ボールグリッドアレイ)タイプが使用可能である。第1パッド電極124及び第2パッド電極125と、第3パッド電極126とを電気的に接続するために、上記板材121には、ビア127が板材121の板厚方向や延在方向等に沿って形成されている。
尚、上記「多層」とは、上記延在方向に沿って形成される上記ビア127が上記板厚方向に複数層に形成されていることを意味する。よって多層基板110は必ずしも上記板材121が積層されているものに限定されず、ビア127が複数層に形成されている限り板材121は一枚から構成される場合もある。
このように多層基板110を使用することで、上記第2パッド電極125は第3パッド電極126のいずれかに接続されるので、図13に示すような内部リード6を設ける必要はなく半導体装置の面積を縮小化することができる。
【0007】
第1半導体チップ111及び第2半導体チップ112は、本実施形態では、シリコンウエハ上に集積回路を形成したチップそのもの、いわゆるベアチップであるが、これに限定することなく本明細書にて使用する「半導体チップ」は集積回路を形成したシリコンチップを封止してなる、図12に示すようないわゆるCSP(チップサイズパッケージ)のような構造までも含む概念である。
第1半導体チップ111は、図9に示すように、一辺が例えば3〜20mmの方形状の平面形状にてなり上記第2パッド電極125の内側に配置されるように多層基板110よりも小さい面積にてなる。第1半導体チップ111の厚み方向における一側面である第1電極形成面128には、一若しくは複数の第1電極129が形成されている。該第1電極129には、図9の(a)から(c)に示すように、バンプ130が形成された後、銀を含む導電性ペースト131が転写される。このような第1半導体チップ111は、当該第1半導体チップ111に形成されている第1電極129に対応して多層基板110の側面122に形成されている上記第1パッド電極124と、上記導電性ペースト131を介して上記バンプ130との電気的接続を図り、多層基板110の側面122にフリップチップ装着される。又、該取り付け後、第1半導体チップ111と多層基板110の側面122との隙間には、図9の(c)に示すように封止材注入ノズル132から第1封止材133が注入され上記隙間の封止が行われる。
【0008】
図9の(e)に示すように、第2半導体チップ112も上述の第1半導体チップ111と同様に方形状の平面形状にてなり、本実施形態では第1半導体チップ111とほぼ同等の面積を占める。第2半導体チップ112の厚み方向における一側面である第2電極形成面135には、一若しくは複数の第2電極136が形成されている。尚、該第2半導体チップ112として、例えばペルチエ素子を用いることができ第1半導体チップ111の冷却を行うことができる。
このような第1半導体チップ111及び第2半導体チップ112について、図9の(d)に示すように、第1半導体チップ111の第1電極形成面128に対向する第1電極非形成面134と、第2半導体チップ112の第2電極形成面135に対向する第2電極非形成面138とを接着剤139にて接着し、多層基板110にフリップチップ装着された第1半導体チップ111に第2半導体チップ112が固定される。このとき、本実施形態では、第1半導体チップ111の第1電極非形成面134のほぼ全面が第2半導体チップ112の第2電極非形成面138の載置面となる。よって、図13に示すように第2半導体チップ2が第1半導体チップ1よりも小さくなるという現象は、本実施形態では生じない。
尚、上記第2電極136は上述のように又図9の(f)に示すように金属線137にて上記第2パッド電極125に電気的に接続される。
【0009】
第1半導体チップ111と第2半導体チップ112との固定を本実施形態では上述のように接着剤139にて行ったが、これに限定されるものではなく、凹、凸部材による係合等による例えば機械的な接合にて行うこともできる。
金属線137にて上記第2電極136と上記第2パッド電極125との電気的接続が図られた後、該金属線137、第1半導体チップ111、及び第2半導体チップ112を封止するために、多層基板110の側面122上に第2封止材140が塗布される。
図9を参照して上述した当該半導体装置101の製造方法において、従来のフリップチップ装着技術や、ワイヤボンディング技術を使用することができるので、従来の製造工程の途中に、例えば第1半導体チップ111上に第2半導体チップ112を固定する工程等を組み込むことができる。よって、新たに製造工程を開発する必要がなく、コストアップを抑えることができる。
【0010】
第2半導体チップ112を第1半導体チップ111と平面的にほぼ同等の大きさとすることで、従来の内部リード6が不要である多層基板110との相乗効果により、従来に比べて回路の高集積化、及び面積の縮小化を図ることができる。詳しく説明すると、第1半導体チップ111において、フリップチップ装着により第1半導体チップ111の第1電極129と多層基板110の第1パッド電極124とは電気的に接続される。一方、このような状態において第2半導体チップ112における電気的接続を図るためには、金属線137を介して第2電極136に電気的接続される多層基板110の第2パッド電極125は、第1半導体チップ111の占有領域の周縁部に配置することになる。このような状態において面積の縮小化を図るために、第2パッド電極125が形成されている多層基板110の側面122に対向する側面123に第3パッド電極126を形成し、多層基板110内に形成したビア127により上記第2パッド電極125と上記第3パッド電極126の一部とを電気的に接続した。このように構成することで、図13に示すように内部リード6を設ける必要がなくなり、半導体装置全体の面積の縮小化を図ることができる。上述のように、第1半導体チップ111の第1電極非形成面134と第2半導体チップ112の第2電極非形成面138とを対向させ、第2電極136と上記第2パッド電極125とを金属線137にて電気的接続を図ったことから、第1半導体チップ111と同等の大きさにてなる第2半導体チップ112を使用することができ、回路の高集積化を図ることができる。
【0011】
図9を参照した上述の説明では、多層基板110に第1半導体チップ111をフリップチップ装着した後に、該第1半導体チップ111上に第2半導体チップ112を固定したが、この工程順に限定されるものではない。即ち、まず、第1半導体チップ111の第1電極非形成面134と、第2半導体チップ112の第2電極非形成面138とを接着剤139にて接着した後、第1半導体チップ111を多層基板110にフリップチップ装着してもよい。
【0012】
上述の半導体装置101は、第1半導体チップ111及び第2半導体チップ112がともに一つのチップから構成される場合であるが、これに限定されるものではない。即ち、図3に示す半導体装置102のように上記第1半導体チップを複数のチップ151,152にて構成することもできる。この場合、チップ151の厚み寸法t1と、チップ152の厚み寸法t2とを同寸法とすることで、これらのチップ151,152上に上記第2半導体チップ112を載置することができ、かつ該第2半導体チップ112は、個々のチップ151,152における大きさよりも大きいものを使用することができる。
【0013】
又、上記半導体装置102の場合、多層基板110にフリップチップ装着された例えば2つのチップ151及びチップ152について、上述のように第1封止材133にて上記隙間の封止が行われるが、図10に示すように2つのチップ151,152に挟まれた部分153に注入される第1封止材133によって、積み重ねられる上記第2半導体チップ112の固定をも行うこともできる。即ち、チップ151,152と第2半導体チップ112とを接着剤139を用いて接着するのではなく、第1封止材133に上記接着剤139の作用をも兼ねされる。このようにすることで、第1封止材133の硬化、並びに接着剤139の塗布及び硬化の工程を一度に済ますことができ、製造時間の短縮を図ることができる。
【0014】
又、図4に示す半導体装置103のように、一つの第1半導体チップ111に対して上記第2半導体チップを複数の、例えば2つのチップ155,156にて構成してもよい。
さらに、上述の半導体装置102と半導体装置103とをミックスし、図5に示す半導体装置104のように、上記第1半導体チップ及び上記第2半導体チップの両方をそれぞれ複数のチップにて構成してもよい。
【0015】
又、図6に示すような半導体装置105を構成することもできる。
半導体装置105は、上述の例えば半導体装置101において、多層基板110の側面122に形成されている第2パッド電極125と、それに隣接する第1パッド電極124との間に、図11に詳しく示すような流出防止部160を設けている。流出防止部160は、例えばセラミック材にて形成したり、ガラス材をプリントして形成したり、シート材から形成したりする。上述のように第1半導体チップ111が多層基板110にフリップチップ装着された後、第1半導体チップ111の第1電極形成面128と多層基板110の側面122との間には第1封止材133が注入されるが、該第1封止材133が第2パッド電極125へ流れ出ないように、上記流出防止部160は、堰として作用し上記第1封止材133の流出を防止する。多層基板110の厚み方向に沿った流出防止部160の高さは、封止される第1半導体チップ111の大きさ、又は上記第1封止材133の使用量によって変動し、当然ながら第1封止材133が第2パッド電極125側へ溢れ出ないような高さ、例えば50〜500μmの高さに設定される。
このような流出防止部160を設けることで、第1封止材133が流れる領域を規定することができることから、第2パッド電極125の設置位置に余裕を持たせる必要がなくなり、多層基板110の平面面積を縮小することができ、よって半導体装置全体の面積の縮小化を図ることができる。又、第1封止材133が第2パッド電極125に付着し金属線137の接続を阻害するという現象の発生を抑えることもできる。
尚、図11では、多層基板110の長手方向に沿って第2パッド電極125が配列されていることから、流出防止部160も上記長手方向に沿って第2パッド電極125と第1パッド電極124との間に形成しているが、これに限定されるものではない。即ち、もし上記長手方向に直交方向に沿って、多層基板110に第2パッド電極125が形成されているときには、それに対応して、流出防止部160を形成する。よって、多層基板110上に方形状に流出防止部160が形成される場合もある。
【0016】
又、流出防止部160は、上述のように多層基板110の側面122に突設されるタイプに限定されるものではない。即ち、図7に示すように、多層基板161の側面122に形成した第2パッド電極125と第1パッド電極124との間に、流出する第1封止材133を受け止める凹部にてなる流出防止部162を形成してもよい。尚、流出防止部162の深さは、封止される第1半導体チップ111の大きさ、又は上記第1封止材133の使用量によって変動し、当然ながら第1封止材133が第2パッド電極125側へ溢れ出ないような深さ、例えば50〜200μmの深さに設定される。
【0017】
さらに又、図8に示すような流出防止部163を設けることもできる。流出防止部163は、多層基板110の側面122に形成される上記第2パッド電極125における、上記多層基板110の厚み方向に沿った厚みを大きくしたものであり、上記第2パッド電極としての機能をも兼ねる。該流出防止部163の厚みは、封止される第1半導体チップ111の大きさ、又は上記第1封止材133の使用量によって変動し、当然ながら第1封止材133が第2パッド電極125側へ溢れ出ないような高さ、例えば50〜500μmの高さに設定される。
【0018】
尚、図7及び図8では、流出防止部163に主に関係する部分を図示しているので、第2封止材140等の図示は省略している。
又、上述した流出防止部160,162,163のいずれかを、図3から図5に示す半導体装置102〜104に適用することももちろん可能である。
【0019】
又、上述の実施形態では、第1半導体チップ111の第1電極129と、多層基板110の第1パッド電極124とはバンプ130及びペースト131を介して電気的接続を図っているが、これに限定されるものではない。例えば、金属粒を含む導電性ペーストを例えば上記第1電極129に塗布した後、第1電極129と第1パッド電極124とを圧接し上記金属粒を潰すことで第1電極129と第1パッド電極との導通を図っても良い。
【0020】
【発明の効果】
以上詳述したように本発明の第1態様の半導体装置、及び第2態様の半導体装置の製造方法によれば、多層基板と、第1半導体チップと、第2半導体チップとを備える。上記多層基板は、対向する一方の側面に上記第1半導体チップがフリップチップ装着される第1パッド電極及び上記第2半導体チップの第2電極と電気的に接続される第2パッド電極を有し、他方の側面に上記第1パッド電極及び上記第2パッド電極と電気的に接続される第3パッド電極を有する。よって、例えば上記多層基板の厚み方向に直交する平面方向に延在する、従来の内部リードは不要となり、半導体装置全体の面積を縮小することができる。さらに又、上記第1半導体チップと上記第2半導体チップとは同等の平面面積を有し、上記第1半導体チップ上に上記第2半導体チップを載置する。このように構成することで、当該半導体装置における回路の集積化を向上させることができる。
【図面の簡単な説明】
【図1】 本発明の実施形態における半導体装置の断面図である。
【図2】 図1に示す多層基板、及び該多層基板と第1半導体チップとの装着部分の拡大図である。
【図3】 図1に示す半導体装置の他の実施形態における断面図である。
【図4】 図1に示す半導体装置の別の実施形態における断面図である。
【図5】 図1に示す半導体装置のさらに他の実施形態における断面図である。
【図6】 図1に示す半導体装置のさらに別の実施形態における断面図である。
【図7】 図5に示す流出防止部の他の実施形態を示す図である。
【図8】 図5に示す流出防止部の別の実施形態を示す図である。
【図9】 図1に示す半導体装置の製造方法を説明するための斜視図である。
【図10】 図3に示す半導体装置における第1半導体チップ部分の封止を行うときの状態を示す斜視図である。
【図11】 図6に示す流出防止部を示す斜視図である。
【図12】 図1に示す半導体装置の変形例における断面図である。
【図13】 従来の半導体装置を示す断面図である。
【符号の説明】
101,102,103,104,105…半導体装置、
110…多層基板、111…第1半導体チップ、
112…第2半導体チップ、121…板材、122,123…側面、
124…第1パッド電極、125…第2パッド電極、
126…第3パッド電極、128…第1電極形成面、129…第1電極、
133…第1封止材、134…第1電極非形成面、
135…第2電極形成面、136…第2電極、137…金属線、
138…第2電極非形成面、139…接着剤、140…第2封止材、
151,152,155,156…チップ、
160,162,163…流出防止部。
Claims (4)
- 互いに隙間を介して並設される複数の第1半導体チップであって、それぞれの第1電極形成面に第1電極を有し該第1電極がフリップチップ装着される第1半導体チップと、
複数の上記第1半導体チップに対応して設けられる一つの第2半導体チップであって、複数の上記第1半導体チップとほぼ同等の面積を占め、かつ複数の上記第1半導体チップの上記第1電極形成面に対向する第1電極非形成面のほぼ全面に対向して配置される第2電極非形成面を有する第2半導体チップと、
対向する2つの側面の一方には上記第1半導体チップの上記第1電極がフリップチップ装着される第1パッド電極、及び上記第2電極非形成面に対向する上記第2半導体チップの第2電極形成面に形成されている第2電極と金属線を介して接続される第2パッド電極を有し、他方には第3パッド電極を有し上記第1及び第2パッド電極と上記第3パッド電極とを電気的に接続した基板と、
上記第1パッド電極と上記第2パッド電極との間、及び互いに隣接する上記第1半導体チップ間における上記隙間に注入され、上記基板に装着された上記第1半導体チップの封止を行うとともに、上記第1半導体チップの上記第1電極非形成面と上記第2半導体チップの上記第2電極非形成面とを固定する第1封止材と、
を備えたことを特徴とする半導体装置。 - 上記基板において、上記第2パッド電極は該基板の上記一方の側面の周縁部分に配置され上記第1パッド電極はその内側に配置されるとき、上記第1パッド電極と上記第2パッド電極との間に設けられ上記基板に装着された上記第1半導体チップの封止を行う第1封止材が上記第2パッド電極へ流出するのを防止する凹状の流出防止部を有する、請求項1記載の半導体装置。
- 上記基板の上記一方の側面は第2封止材にて封止される、請求項1又は2記載の半導体装置。
- 上記第2半導体チップはペルチエ素子を構成する、請求項1から3のいずれかに記載の半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP06004098A JP3891678B2 (ja) | 1998-03-11 | 1998-03-11 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP06004098A JP3891678B2 (ja) | 1998-03-11 | 1998-03-11 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH11260851A JPH11260851A (ja) | 1999-09-24 |
JP3891678B2 true JP3891678B2 (ja) | 2007-03-14 |
Family
ID=13130577
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP06004098A Expired - Fee Related JP3891678B2 (ja) | 1998-03-11 | 1998-03-11 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3891678B2 (ja) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100708043B1 (ko) * | 2001-08-17 | 2007-04-16 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지 및 그 제조 방법 |
KR100426608B1 (ko) * | 2001-11-20 | 2004-04-08 | 삼성전자주식회사 | 활성면에 점퍼링 수단이 형성된 센터패드형 집적회로 칩과그 제조 방법 및 그를 이용한 멀티 칩 패키지 |
JP2004207760A (ja) * | 2004-04-09 | 2004-07-22 | Matsushita Electric Ind Co Ltd | 半導体装置 |
US7999376B2 (en) | 2005-01-25 | 2011-08-16 | Panasonic Corporation | Semiconductor device and its manufacturing method |
KR20070095504A (ko) * | 2005-10-14 | 2007-10-01 | 인티그런트 테크놀로지즈(주) | 적층형 집적회로 칩 및 패키지. |
WO2009035849A2 (en) | 2007-09-10 | 2009-03-19 | Vertical Circuits, Inc. | Semiconductor die mount by conformal die coating |
JP2009099749A (ja) * | 2007-10-17 | 2009-05-07 | Powertech Technology Inc | 半導体パッケージ |
JP2009099750A (ja) * | 2007-10-17 | 2009-05-07 | Powertech Technology Inc | 半導体パッケージ |
US8178978B2 (en) | 2008-03-12 | 2012-05-15 | Vertical Circuits, Inc. | Support mounted electrically interconnected die assembly |
US9153517B2 (en) | 2008-05-20 | 2015-10-06 | Invensas Corporation | Electrical connector between die pad and z-interconnect for stacked die assemblies |
US7863159B2 (en) | 2008-06-19 | 2011-01-04 | Vertical Circuits, Inc. | Semiconductor die separation method |
US9147583B2 (en) | 2009-10-27 | 2015-09-29 | Invensas Corporation | Selective die electrical insulation by additive process |
TWI544604B (zh) | 2009-11-04 | 2016-08-01 | 英維瑟斯公司 | 具有降低應力電互連的堆疊晶粒總成 |
US9825002B2 (en) | 2015-07-17 | 2017-11-21 | Invensas Corporation | Flipped die stack |
US9490195B1 (en) | 2015-07-17 | 2016-11-08 | Invensas Corporation | Wafer-level flipped die stacks with leadframes or metal foil interconnects |
US9871019B2 (en) | 2015-07-17 | 2018-01-16 | Invensas Corporation | Flipped die stack assemblies with leadframe interconnects |
US9508691B1 (en) | 2015-12-16 | 2016-11-29 | Invensas Corporation | Flipped die stacks with multiple rows of leadframe interconnects |
US10566310B2 (en) | 2016-04-11 | 2020-02-18 | Invensas Corporation | Microelectronic packages having stacked die and wire bond interconnects |
US9595511B1 (en) | 2016-05-12 | 2017-03-14 | Invensas Corporation | Microelectronic packages and assemblies with improved flyby signaling operation |
US9728524B1 (en) | 2016-06-30 | 2017-08-08 | Invensas Corporation | Enhanced density assembly having microelectronic packages mounted at substantial angle to board |
-
1998
- 1998-03-11 JP JP06004098A patent/JP3891678B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH11260851A (ja) | 1999-09-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3891678B2 (ja) | 半導体装置 | |
JP3546131B2 (ja) | 半導体チップパッケージ | |
JP2541487B2 (ja) | 半導体装置パッケ―ジ | |
US6621172B2 (en) | Semiconductor device and method of fabricating the same, circuit board, and electronic equipment | |
JP3383398B2 (ja) | 半導体パッケージ | |
US6340793B1 (en) | Semiconductor device | |
US20080179738A1 (en) | Wiring board and semiconductor device | |
JPH07302858A (ja) | 半導体パッケージ | |
JP3877860B2 (ja) | 固体撮像素子付半導体装置及び該半導体装置の製造方法 | |
JPH08298269A (ja) | 半導体装置及びその製造方法 | |
JPH10321672A (ja) | 半導体装置及びその製造方法 | |
JP2001217388A (ja) | 電子装置およびその製造方法 | |
JP3654116B2 (ja) | 半導体装置及びその製造方法、回路基板並びに電子機器 | |
KR20070009427A (ko) | 반도체 장치 및 전자 기기 | |
JP3496569B2 (ja) | 半導体装置及びその製造方法並びにその実装構造 | |
JPH05109977A (ja) | 半導体装置 | |
JPH0637233A (ja) | 半導体集積回路装置およびその製造方法 | |
JPH08153747A (ja) | 半導体チップおよびそれを用いた半導体装置 | |
JP3246826B2 (ja) | 半導体パッケージ | |
JP2967080B1 (ja) | 半導体装置の実装体の製造方法 | |
JP3703960B2 (ja) | 半導体装置 | |
KR20050027384A (ko) | 재배선 패드를 갖는 칩 사이즈 패키지 및 그 적층체 | |
JP2001156249A (ja) | 集積回路アセンブリ | |
JP3912888B2 (ja) | パッケージ型半導体装置 | |
JP3325410B2 (ja) | 半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050118 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20051227 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060613 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060810 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060905 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061101 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20061128 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20061205 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091215 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101215 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101215 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111215 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111215 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121215 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121215 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131215 Year of fee payment: 7 |
|
LAPS | Cancellation because of no payment of annual fees |