JP3749732B2 - コンピュータ・バス上の共用リソースに対する高速アクセス - Google Patents

コンピュータ・バス上の共用リソースに対する高速アクセス Download PDF

Info

Publication number
JP3749732B2
JP3749732B2 JP52847697A JP52847697A JP3749732B2 JP 3749732 B2 JP3749732 B2 JP 3749732B2 JP 52847697 A JP52847697 A JP 52847697A JP 52847697 A JP52847697 A JP 52847697A JP 3749732 B2 JP3749732 B2 JP 3749732B2
Authority
JP
Japan
Prior art keywords
bus
memory
controller
control
period
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP52847697A
Other languages
English (en)
Japanese (ja)
Other versions
JP2000505573A5 (enExample
JP2000505573A (ja
Inventor
ベインズ，クルジット・エス
クロッカー，ケネス・エム
フレカー，ディヴィッド・イー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=24401666&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=JP3749732(B2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Intel Corp filed Critical Intel Corp
Publication of JP2000505573A publication Critical patent/JP2000505573A/ja
Publication of JP2000505573A5 publication Critical patent/JP2000505573A5/ja
Application granted granted Critical
Publication of JP3749732B2 publication Critical patent/JP3749732B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Dram (AREA)
JP52847697A 1996-02-12 1996-07-18 コンピュータ・バス上の共用リソースに対する高速アクセス Expired - Fee Related JP3749732B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/599,921 US5678009A (en) 1996-02-12 1996-02-12 Method and apparatus providing fast access to a shared resource on a computer bus
US08/599,921 1996-02-12
PCT/US1996/011941 WO1997029430A1 (en) 1996-02-12 1996-07-18 Fast access to a shared resource on a computer bus

Publications (3)

Publication Number Publication Date
JP2000505573A JP2000505573A (ja) 2000-05-09
JP2000505573A5 JP2000505573A5 (enExample) 2004-08-12
JP3749732B2 true JP3749732B2 (ja) 2006-03-01

Family

ID=24401666

Family Applications (1)

Application Number Title Priority Date Filing Date
JP52847697A Expired - Fee Related JP3749732B2 (ja) 1996-02-12 1996-07-18 コンピュータ・バス上の共用リソースに対する高速アクセス

Country Status (8)

Country Link
US (1) US5678009A (enExample)
JP (1) JP3749732B2 (enExample)
KR (1) KR100275407B1 (enExample)
AU (1) AU6502396A (enExample)
DE (1) DE19681745B4 (enExample)
GB (1) GB2325320B (enExample)
TW (1) TW353167B (enExample)
WO (1) WO1997029430A1 (enExample)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09245179A (ja) * 1996-03-08 1997-09-19 Mitsubishi Electric Corp コンピュータグラフィックス装置
US5802395A (en) * 1996-07-08 1998-09-01 International Business Machines Corporation High density memory modules with improved data bus performance
EP0844567A1 (en) * 1996-11-21 1998-05-27 Hewlett-Packard Company Long haul PCI-to-PCI bridge
US5867180A (en) * 1997-03-13 1999-02-02 International Business Machines Corporation Intelligent media memory statically mapped in unified memory architecture
US5941968A (en) * 1997-04-14 1999-08-24 Advanced Micro Devices, Inc. Computer system for concurrent data transferring between graphic controller and unified system memory and between CPU and expansion bus device
GB2326065B (en) * 1997-06-05 2002-05-29 Mentor Graphics Corp A scalable processor independent on-chip bus
US6052133A (en) * 1997-06-27 2000-04-18 S3 Incorporated Multi-function controller and method for a computer graphics display system
US6157398A (en) * 1997-12-30 2000-12-05 Micron Technology, Inc. Method of implementing an accelerated graphics port for a multiple memory controller computer system
US7395302B2 (en) 1998-03-31 2008-07-01 Intel Corporation Method and apparatus for performing horizontal addition and subtraction
US6418529B1 (en) * 1998-03-31 2002-07-09 Intel Corporation Apparatus and method for performing intra-add operation
US7392275B2 (en) * 1998-03-31 2008-06-24 Intel Corporation Method and apparatus for performing efficient transformations with horizontal addition and subtraction
US6317801B1 (en) * 1998-07-27 2001-11-13 Intel Corporation System for post-driving and pre-driving bus agents on a terminated data bus
US6483516B1 (en) * 1998-10-09 2002-11-19 National Semiconductor Corporation Hierarchical texture cache
US6801207B1 (en) * 1998-10-09 2004-10-05 Advanced Micro Devices, Inc. Multimedia processor employing a shared CPU-graphics cache
US6452601B1 (en) * 1999-05-20 2002-09-17 International Business Machines Corporation Pixel component packing, unpacking, and modification
US6633296B1 (en) * 2000-05-26 2003-10-14 Ati International Srl Apparatus for providing data to a plurality of graphics processors and method thereof
US6636939B1 (en) * 2000-06-29 2003-10-21 Intel Corporation Method and apparatus for processor bypass path to system memory
US6816938B2 (en) * 2001-03-27 2004-11-09 Synopsys, Inc. Method and apparatus for providing a modular system on-chip interface
US6976121B2 (en) * 2002-01-28 2005-12-13 Intel Corporation Apparatus and method to track command signal occurrence for DRAM data transfer
US6976120B2 (en) * 2002-01-28 2005-12-13 Intel Corporation Apparatus and method to track flag transitions for DRAM data transfer
TW548419B (en) * 2002-02-01 2003-08-21 Via Tech Inc Circuit structure of integrated graphing function chip and its test method
US7038687B2 (en) * 2003-06-30 2006-05-02 Intel Corporation System and method for high-speed communications between an application processor and coprocessor
JP2005128963A (ja) * 2003-10-27 2005-05-19 Toshiba Information Systems (Japan) Corp 記憶制御装置及びｄｍａ転送が可能な制御システム
US7370125B2 (en) * 2003-11-25 2008-05-06 Intel Corporation Stream under-run/over-run recovery
US7346716B2 (en) 2003-11-25 2008-03-18 Intel Corporation Tracking progress of data streamer
US20050143843A1 (en) * 2003-11-25 2005-06-30 Zohar Bogin Command pacing
TWI277877B (en) * 2005-03-08 2007-04-01 Via Tech Inc Method and related apparatus for monitoring system bus
US8397006B2 (en) * 2010-01-28 2013-03-12 Freescale Semiconductor, Inc. Arbitration scheme for accessing a shared resource
GB2626544B (en) * 2023-01-24 2025-02-19 Advanced Risc Mach Ltd Shared resource access control

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5301278A (en) * 1988-04-29 1994-04-05 International Business Machines Corporation Flexible dynamic memory controller
US5517626A (en) * 1990-05-07 1996-05-14 S3, Incorporated Open high speed bus for microcomputer system
US5289584A (en) * 1991-06-21 1994-02-22 Compaq Computer Corp. Memory system with FIFO data input
US5448703A (en) * 1993-05-28 1995-09-05 International Business Machines Corporation Method and apparatus for providing back-to-back data transfers in an information handling system having a multiplexed bus
AU1845597A (en) * 1996-02-09 1997-08-28 Intel Corporation Apparatus for programmably defining the access latency

Also Published As

Publication number Publication date
GB9817416D0 (en) 1998-10-07
DE19681745B4 (de) 2010-12-02
AU6502396A (en) 1997-08-28
GB2325320A (en) 1998-11-18
GB2325320B (en) 2000-06-14
DE19681745T1 (de) 1998-12-24
KR100275407B1 (ko) 2000-12-15
JP2000505573A (ja) 2000-05-09
US5678009A (en) 1997-10-14
WO1997029430A1 (en) 1997-08-14
KR19990082470A (ko) 1999-11-25
TW353167B (en) 1999-02-21

Similar Documents

Publication Publication Date Title
JP3749732B2 (ja) コンピュータ・バス上の共用リソースに対する高速アクセス
US5265236A (en) Method and apparatus for increasing the speed of memory access in a virtual memory system having fast page mode
US5455915A (en) Computer system with bridge circuitry having input/output multiplexers and third direct unidirectional path for data transfer between buses operating at different rates
US6026464A (en) Memory control system and method utilizing distributed memory controllers for multibank memory
US6202107B1 (en) Host controller interface descriptor fetching unit
EP0375121B1 (en) Method and apparatus for efficient DRAM control
GB2286910A (en) Apparatus and method for prefetching data to load buffers in a bridge between two buses in a computer
US5678064A (en) Local bus-ISA bridge for supporting PIO and third party DMA data transfers to IDE drives
JPS5922251B2 (ja) 多数未完情報要求を与えるシステム
KR950008231B1 (ko) 퍼스널 컴퓨터 시스템
US6085261A (en) Method and apparatus for burst protocol in a data processing system
EP1431878A2 (en) Shared write buffer in a peripheral interface and method of operating
US6199118B1 (en) System and method for aligning an initial cache line of data read from an input/output device by a central processing unit
KR101022473B1 (ko) 다층 버스 시스템에서의 메모리 뱅크 인터리빙 방법 및장치
US5680591A (en) Method and apparatus for monitoring a row address strobe signal in a graphics controller
US6205507B1 (en) Memory coherency in a processor-to-bus cycle in a multi-processor system
EP0488566A2 (en) Method and apparatus for fast page mode selection
EP0587370A1 (en) Method and apparatus for software sharing between multiple controllers
JP4642531B2 (ja) データ要求のアービトレーション
JP2005165508A (ja) ダイレクトメモリアクセスコントローラ
JP3720872B2 (ja) システムメモリとｐｃｉマスタ装置との間のデータの転送を最適化するための方法、およびコンピュータにおけるメモリアクセス時間を最適化するためのシステム
US20010005870A1 (en) External bus control system
KR0137841Y1 (ko) 멀티프로세서 시스템의 데이타 전송 제어 장치
US6141735A (en) Performing a memory access cycle in a multi-processor computer system
JP2625288B2 (ja) バッファメモリアクセスシステム

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20050705

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050930

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20051122

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20051205

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091209

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101209

Year of fee payment: 5

LAPS Cancellation because of no payment of annual fees