JP3592887B2 - Nonvolatile semiconductor memory device - Google Patents

Nonvolatile semiconductor memory device Download PDF

Info

Publication number
JP3592887B2
JP3592887B2 JP11277697A JP11277697A JP3592887B2 JP 3592887 B2 JP3592887 B2 JP 3592887B2 JP 11277697 A JP11277697 A JP 11277697A JP 11277697 A JP11277697 A JP 11277697A JP 3592887 B2 JP3592887 B2 JP 3592887B2
Authority
JP
Japan
Prior art keywords
memory cell
data
read
cell group
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP11277697A
Other languages
Japanese (ja)
Other versions
JPH10302489A (en
Inventor
智晴 田中
健 竹内
Original Assignee
株式会社東芝
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社東芝 filed Critical 株式会社東芝
Priority to JP11277697A priority Critical patent/JP3592887B2/en
Priority claimed from KR1019980015335A external-priority patent/KR100313687B1/en
Publication of JPH10302489A publication Critical patent/JPH10302489A/en
Application granted granted Critical
Publication of JP3592887B2 publication Critical patent/JP3592887B2/en
Anticipated expiration legal-status Critical
Application status is Expired - Lifetime legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/34Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436Arrangements for verifying correct programming or erasure
    • G11C16/344Arrangements for verifying correct erasure or for detecting overerased cells
    • G11C16/3445Circuits or methods to verify correct erasure of nonvolatile memory cells
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/04Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0483Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/08Address circuits; Decoders; Word-line control circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/34Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436Arrangements for verifying correct programming or erasure
    • G11C16/344Arrangements for verifying correct erasure or for detecting overerased cells

Description

[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to an electrically rewritable nonvolatile semiconductor memory device (EEPROM).
[0002]
[Prior art]
In recent years, a NAND cell type EEPROM has been proposed as one of electrically rewritable nonvolatile semiconductor memory devices (EEPROM).
[0003]
In this EEPROM, a plurality of memory cells having an n-channel FET MOS structure in which, for example, a floating gate and a control gate are stacked as a charge storage layer are shared between adjacent ones with the source and drain thereof. Are connected in series, and this is connected as a unit to the bit line.
[0004]
FIG. 32 is a plan view of one NAND cell portion of the memory cell array. FIG. 33 is a sectional view taken along the line XXXIII-XXXIII of FIG. 32, and FIG. 34 is a sectional view taken along the line XXXIV-XXXIV of FIG.
[0005]
A memory cell array including a plurality of NAND cells is formed on a p-type silicon substrate (or p-type well) 11 surrounded by an element isolation oxide film 12. Describing focusing on one NAND cell, in this embodiment, eight memory cells M1 to M8 are connected in series to form one NAND cell. Each of the memory cells is formed by forming a floating gate 14 on a substrate 11 via a gate insulating film 13. The memory cells are connected in series so that adjacent ones of the n-type diffusion layers 19 which are the source and drain of these memory cells are shared.
[0006]
On the drain side and the source side of the NAND cell, respectively, a first selection gate 14, 16 and a second selection gate 14 formed simultaneously with the floating gate and the control gate of the memory cell. , 16 are provided. The substrate on which the elements are formed is covered with a CVD oxide film 17, on which bit lines 18 are provided. The control gates 14 of the NAND cells are commonly provided as control gate lines CG1, CG2,... CG8. These control gate lines CG1, CG2,... CG8 are word lines. The selection gates 14 and 16 are also continuously provided as selection gate lines SG1 and SG2 in the row direction, respectively.
[0007]
FIG. 35 shows an equivalent circuit diagram of such a NAND cell, and FIG. 36 shows an equivalent circuit of a memory cell array in which NAND cells are arranged in a matrix.
[0008]
The source line is connected to a reference potential wiring such as Al or poly-Si via a contact, for example, at one place for every 64 bit lines. This reference potential wiring is connected to a peripheral circuit. The control gate and the first and second selection gates of the memory cell are arranged continuously in the row direction.
[0009]
Normally, a set of memory cells connected to the control gate is called one page, and one set of a drain side (first selection gate) and a source side (second selection gate) is selected. A set of pages sandwiched by gates is called one NAND block or simply one block. One page is composed of, for example, 256 bytes (256 × 8) memory cells. Data is written to memory cells of one page almost simultaneously. One block is composed of, for example, 2048 bytes (2048 × 8) memory cells. Memory cells for one block are erased almost simultaneously.
[0010]
The operation of the NAND type EEPROM is as follows.
[0011]
Data writing is performed sequentially from the memory cell farthest from the bit line. The boosted write voltage Vpp (= about 20 V) is applied to the control gate of the selected memory cell, and the intermediate potential is applied to the control gate of the other unselected memory cells and the first selected gate. (= About 10 V), and 0 V ("0" write) or an intermediate potential ("1" write) is applied to the bit line according to the data.
[0012]
At this time, the potential of the bit line is transmitted to the selected memory cell. When the data is "0", a high voltage is applied between the floating gate of the selected memory cell and the substrate, electrons are tunnel-injected from the substrate to the floating gate, and the threshold voltage moves in the positive direction. . When the data is "1", the threshold voltage does not change.
[0013]
Data erasure is performed almost simultaneously in block units. That is, all control gates and selection gates of the block to be erased are set to 0 V, and a boosted potential VppE (about 20 V) is applied to the p-type well and the n-type substrate. VppE is also applied to the control gate and the select gate of the block that is not erased. As a result, floating gate electrons are emitted to the wells in the memory cells of the block to be erased, and the threshold voltage shifts in the negative direction.
[0014]
In the data read operation, the bit line is precharged and then floated, the control gate of the selected memory cell is set to 0 V, and the control gates of the other memory cells and the selected gate are powered. The operation is performed by setting the voltage Vcc (for example, 3 V) and the source line to 0 V, and detecting whether or not a current flows in the selected memory cell on the bit line.
[0015]
That is, if the data written in the memory cell is "0" (threshold Vth> 0 of the memory cell), the memory cell is turned off, and the bit line maintains the precharge potential, but "1". If (threshold Vth <0 of the memory cell), the memory cell is turned on and the bit line drops by .DELTA.V from the precharge potential. By detecting these bit line potentials with a sense amplifier (data circuit), the data of the memory cell is read.
[0016]
Here, a case where one sense amplifier is shared by a plurality of bit lines in a NAND type EEPROM is considered. In the erase operation, cells connected to the bit line sharing the sense amplifier are erased almost simultaneously. Conventionally, after erasing, erase verify read and detection of the result are performed for each bit line sharing the sense amplifier. For example, when two bit lines share one sense amplifier, the data is doubled. Erase verify read time is required.
[0017]
[Problems to be solved by the invention]
Recently, as one of the techniques for increasing the capacity of an EEPROM, a multi-value storage cell in which three or more values of information are stored in one cell is also known (for example, Japanese Patent Application Laid-Open No. Hei 7-93979, Hei 5-311732).
[0018]
In an EEPROM, a data circuit for holding write data and read data is generally composed of a latch circuit. However, in order to hold multi-valued write data or read data, it is necessary to use a latch circuit. The data circuit requires two or more latch circuits (for example, JP-A-7-93979 and Japanese Patent Application No. 5-311732).
[0019]
Therefore, in order to prevent an increase in the area of the peripheral circuit even when the memory cell is multi-valued, it is necessary that a single data circuit shares a plurality of bit lines (for example, IEEE Journal of Solid-State Circuits vol. 29, No. 11, pp. 1366-1373, Noevber 1994).
[0020]
Here, for example, when one data circuit is shared by two bit lines, the steps from the erase verify read to the detection of the result are connected to the respective bit lines as in the related art. As described above, there is a problem that the time for verify reading is twice as long as the case where the data circuit is not shared, as described above.
[0021]
[Means for Solving the Problems]
In order to achieve the above object, a nonvolatile semiconductor memory device according to the present invention comprises a first and a second memory cell group comprising a predetermined number of electrically rewritable memory cells and simultaneously selected at the time of erasing. A memory cell array, a node connected to a first bit line connected to the first memory cell group and a second bit line connected to the second memory cell group, and an erase verify relay A data circuit for storing data corresponding to the information read from the first memory cell group and the information read from the second memory cell group at the time of reading. The first data read to the data circuit via the node by the erase verify read for the first memory cell group and the second memory cell group. -Erase verify By taking the logic of the second data read out to the node by a read operation, if both the first and second data are sufficiently erased, the data is sent to the data circuit. Data indicating erasure completion is held, and when at least one of the first and second data is insufficiently erased, data indicating erasure re-execution is held in the data circuit. It is characterized by being performed.
[0022]
The memory cells forming the first memory cell group and the memory cells forming the second memory cell group share a word line with each other.
[0023]
A plurality of data circuits are provided in the word line direction, and a collective detection circuit for detecting collectively that all the memory cells selected for these data circuits have been sufficiently erased. It is attached.
[0024]
A nonvolatile semiconductor memory device according to the present invention includes a memory cell array including a predetermined number of electrically rewritable memory cells and having first and second memory cell groups selected at the time of erasing; And a node connected to a second bit line connected to the second memory cell group, and a node connected to a second bit line connected to the second memory cell group. At this time, after the first data read from the first memory cell group is held in the data circuit, the data is read from the first data and the second memory cell group. The potential of the node is set based on the second data to be obtained.
[0025]
The memory cells forming the first memory cell group and the memory cells forming the second memory cell group share a word line with each other.
[0026]
A nonvolatile semiconductor memory device according to the present invention includes a memory cell array including a predetermined number of electrically rewritable memory cells and having first and second memory cell groups selected at the time of erasing; And a bit line connected to the second memory cell group, and a node connected to the bit line, wherein the first memory cell group is used for erase verify reading. After the first data read from the memory cell is held in the data circuit, the data is read based on the first data and the second data read from the second memory cell group. The method is characterized in that the potential of the node is set.
[0027]
The memory cells forming the first memory cell group and the memory cells forming the second memory cell group are connected to different word lines.
[0028]
A nonvolatile semiconductor memory device according to the present invention includes a memory cell array including a predetermined number of electrically rewritable memory cells and having a plurality of memory cell groups selected at the time of erasing, and the plurality of memory cell groups. And a node connected to a bit line connected to the memory cell group, and verifying whether the erasure has been performed sufficiently after erasing the plurality of memory cell groups substantially simultaneously. At this time, the verify read of the first memory cell group is performed, the first data read to the node is held in the data circuit, and the second memory cell group is read. When verify reading of a group is performed, if at least one of the first data and the second data read from the second memory cell group is insufficiently erased, Reduce the node to an insufficiently erasable level, Serial first de - data and the second de - when data is erased enough together, the Roh - and adjusting de to erase sufficient level.
[0029]
A nonvolatile semiconductor memory device according to the present invention includes a memory cell array including a predetermined number of electrically rewritable memory cells and having a plurality of memory cell groups selected at the time of erasing, and the plurality of memory cell groups. And a node connected to a bit line connected to the memory cell group, and verifying whether the erasure has been performed sufficiently after erasing the plurality of memory cell groups substantially simultaneously. At this time, the verify read of the first memory cell group is performed, the first data read to the node is held in the data circuit, and the second memory cell group is read. When verify reading of a group is performed, if at least one of the first data and the second data read from the second memory cell group is insufficiently erased, Reduce the node to an insufficiently erasable level, If both the first data and the second data are sufficiently erased, the node is adjusted to a sufficiently erased level and the m-th (m is a natural number not less than 2 and not more than n) m-th data is adjusted. When verify reading of the memory cell group is performed, if at least one of the first data, the second data,..., The m-th data is insufficiently erased, When the first data, the second data,..., And the m-th data are all sufficiently erased, the node is set to an insufficiently erased level. When verifying the n-th memory cell group by adjusting the erase level to a sufficient level, the first data, the second data,..., The n-th data If at least one of the nodes is insufficiently erased, the node is set to an insufficiently erased level, and the first data, the second data,... In the case of - and adjusting the erase sufficient level mode.
[0030]
The memory cells forming the plurality of memory cell groups are connected to different word lines.
[0031]
A nonvolatile semiconductor memory device according to the present invention includes a memory cell array including a predetermined number of electrically rewritable memory cells and having first and second memory cell groups selected at the time of erasing; And a node connected to a first bit line connected to the second memory cell group and a second bit line connected to the second memory cell group. A first latch circuit for holding information read from one memory cell group and a data circuit having a second latch circuit for holding information read from the second memory cell group; It is characterized by having.
[0032]
The memory cells forming the first memory cell group and the memory cells forming the second memory cell group share a word line with each other.
[0033]
A plurality of data circuits are provided in the word line direction, and a collective detection circuit for detecting collectively that all the memory cells selected for these data circuits have been sufficiently erased. It is attached.
[0034]
A nonvolatile semiconductor memory device according to the present invention includes a memory cell array including a predetermined number of electrically rewritable memory cells and having first and second memory cell groups selected at the time of erasing; A bit line connected to the second memory cell group, a node connected to the bit line, and information read from the first memory cell group at the time of erase verify read. A data circuit having a first latch circuit for holding and a second latch circuit for holding information read from the second memory cell group.
[0035]
The memory cells forming the first memory cell group and the memory cells forming the second memory cell group are connected to different word lines.
[0036]
A plurality of data circuits are provided in the word line direction, and a collective detection circuit for detecting collectively that all the memory cells selected for these data circuits have been sufficiently erased. It is attached.
[0037]
A nonvolatile semiconductor memory device according to the present invention includes a memory cell array including a plurality of memory cells that are electrically rewritable and has a plurality of memory cell groups selected at the time of erasing. A node connected to a connected bit line and a first, second,..., M-th (m is a natural number) memory cell of the plurality of memory cell groups during erase verify read. A data circuit having m latch circuits for holding each information read from the group.
[0038]
The memory cells constituting each memory cell group share a word line with each other.
[0039]
A plurality of data circuits are provided in the word line direction, and a collective detection circuit for detecting collectively that all the memory cells selected for these data circuits have been sufficiently erased. It is attached.
[0040]
A nonvolatile semiconductor memory device according to the present invention includes a memory cell array including a predetermined number of electrically rewritable memory cells and having a plurality of memory cell groups selected at the time of erasing, and the plurality of memory cell groups. , A node connected to the bit line, a node connected to the bit line, and the first, second,... (where m is a natural number) a data circuit having m latch circuits for holding each information read from the memory cell group.
[0041]
The memory cells constituting each memory cell group are connected to different word lines.
[0042]
A plurality of data circuits are provided in the word line direction, and a collective detection circuit for detecting collectively that all the memory cells selected for these data circuits have been sufficiently erased. It is attached.
[0043]
BEST MODE FOR CARRYING OUT THE INVENTION
[Example 1]
Hereinafter, the present invention will be described in detail with reference to the illustrated embodiments.
[0044]
FIG. 1 is a block diagram showing a configuration of a semiconductor memory device according to one embodiment of the present invention.
[0045]
This semiconductor memory device 1 has a memory cell array 2 in which memory cells selected by word lines and bit lines are arranged in a matrix, and a row decoupling circuit for selecting a word line and applying a predetermined voltage to the memory cell. A sense amplifier for sensing a bit line voltage corresponding to data when reading data from a memory cell and outputting a voltage corresponding to write data to the bit line when writing data to the memory cell; A latch circuit 4, a word line / bit line control signal generating circuit 5 for providing control signals to word lines and bit lines, and selectively connected to the sense amplifier / latch circuit 4 when writing data to a memory cell. A precharge circuit 22 for outputting a voltage which does not change the data of a memory cell to a bit line which is not changed, and a semiconductor memory for input data to be written to the memory cell and output data to be read from the memory cell. An I / O buffer 8 for exchanging with the outside of the device 1, a column decoder 10 for selecting the sense amplifier / latch circuit 4 and connecting to the I / O line, a command buffer 9 for generating commands such as writing and reading, an input address or It comprises an address buffer 7 for generating a column address and a row address in response to an input test command.
[0046]
In a semiconductor memory device which needs to apply a voltage to a well of a memory cell by operation, a cell well potential control circuit 6 is further provided.
[0047]
FIG. 2 is a circuit diagram showing a column decoder 10, a sense amplifier / latch circuit 4, a precharge circuit 12, and a connection relationship between a bit line and an I / O line in the semiconductor memory device of the present embodiment. . In the present embodiment, a nonvolatile semiconductor memory device using a ternary NAND flash memory cell is used.
[0048]
FIGS. 3, 16, 17, 18, and 19 show configurations of various memory cell units (FIG. 3 shows NAND cell units), and FIGS. 4 and 5 show configurations of row decoders.
[0049]
The ternary sense amplifier / latch circuit 4 comprises a binary sense amplifier / latch circuit composed of inverters I1 and I2 and a binary sense amplifier / latch circuit composed of inverters I3 and I4. Have been. The precharge circuit 22 is connected to each bit line one by one. One ternary sense amplifier / latch circuit 4 is selectively connected to two bit lines BitlineE and BitlineO by switches QNH3 and QNH4. Further, the ternary sense amplifier and latch circuit 4 is connected to an I / O line by a column decoder 10. The ternary data "0 to 2" of the memory cell and its threshold voltage, and the latch data N1 and N2 of the ternary sense amplifier / latch circuit 4 correspond as shown in Table 1 below.
[0050]
[Table 1]
[0051]
6 to 8 are waveform diagrams showing data read, write, and erase operations, respectively. In the present embodiment, BitlineE is selected for reading and writing, and BitlineO is not selected.
[0052]
First, a read operation will be described. The selected bit line is charged to 1.5V and then floated. Thereafter, the unselected word lines WL2 to WL8 and the selected gate lines SGS and SGD are set to the power supply voltage VCC. The selection word line is at 0V. When the data of the selected memory cell is "0", the bit line is discharged to 0V, otherwise the bit line remains at 1.5V.
[0053]
The bit line voltage is read into the first binary sense amplifier by the signal SBL1. Therefore, the node N1 becomes L when the data is "0", and becomes H when the data is "1" or "2". The selected word line is set to VG1 (= 1.8 V). If the data of the selected memory cell is "1", it is discharged to 0V, and if it is "2", it remains at 1.5V. If "0", the bit line is already at 0V. The bit line voltage is read into the second binary sense amplifier by the signal SBL2. Therefore, the node N2 becomes L when the data is "0" or "1", and becomes H when the data is "2" (Table 1). The latched data is serially read out to the I / O line.
[0054]
Next, a write operation will be described. At power-on, when the voltage reaches a voltage sufficient for normal operation of the chip, the power-on signal Pon becomes H. Using this signal, the latch data N1, 2 of the ternary sense amplifier / latch circuit 4 are both set to L. When a command for inputting write data is input, the latch data N1 and N2 are inverted using the command signal and both become H.
[0055]
The selected bit line is set to VCC, VD3-Vt (= 1 V) and 0 V, respectively, in accordance with the write data "0-2". A voltage VCC for not changing data is applied to the unselected bit lines. The selected gate line SGD is set at VCC, the SGS is set at 0 V, the selected word line is set at VPP (= 20 V), and the unselected word line is set at VM10 (= 10 V). Here, of the voltages output from the sense amplifier and latch circuit 4 to the bit lines, 0 V corresponds to the write voltage and VCC corresponds to the non-write voltage.
[0056]
In the selected memory cell in which 0 V and 1 V are applied to the bit line, a tunnel current flows because the gate-channel voltage is high, and the threshold voltage of the memory cell rises. Since the tunnel current flows more when the bit line is at 0 V than when it is at 1 V, the threshold voltage is higher. The selected memory cell to which VCC is applied has a low gate-channel voltage, so that a tunnel current does not flow and holds "0".
[0057]
Finally, the erasing operation will be described. When an erase command is input, VPP (= 20 V) is applied to the well of the memory cell array 2. Since the gate of the selected memory cell is set to 0 V, a tunnel current flows in the opposite direction to that during writing, and the threshold voltage of the memory cell decreases. On the other hand, since the gates of the non-selected memory cells and the selection transistors are floated, they rise close to VPP together with the wells of the memory cell array 2. Therefore, the tunnel current does not flow and the threshold voltage does not change.
[0058]
<Erase verify read>
Hereinafter, the erase verify read operation will be described with reference to a timing chart. When erasing is performed in block units, the memory cells in one block (for example, the memory cells selected by word lines WL1 to WL8) are read twice in an odd page and an even page. Verify reading is performed separately. FIG. 9 is a timing chart. FIG. 10 is a block diagram for explaining the erase verify read.
[0059]
The verify read is first performed on an even page (for example, a memory cell connected to the bit line BitlineE in FIG. 2), and the read data is held in the first latch circuit. Next, the read operation is performed on an odd page (for example, a memory cell connected to the bit line BitlineO in FIG. 2) and the read data is held in the second latch circuit.
[0060]
First, after precharging the bit line BitlineE to 1.5V, setting the selected gate lines SGS and SGD to Vcc and the word lines WL1 to WL8 to 0V at time t1, if the memory cell is sufficiently erased, Means that the bit line goes to 0V and keeps 1.5V in case of insufficient erasing. At time t2, BLSHFE becomes 1.5V, the potential of the bit line is transferred to the data circuit, and then SBL1 becomes "High", so that the data is transferred to the node N1 and sensed. Is done. As described above, the data of the even page is held in the first latch circuit. During the reading of the even-numbered page, the bit line BitlineO is kept at 0 V in order to reduce the capacitive coupling noise between bit lines.
[0061]
Subsequently, the process is performed on an odd page (for example, a memory cell connected to the bit line BitlineO in FIG. 2). After precharging the bit line BitlineO to 1.5V, setting the selected gate lines SGS and SGD to Vcc and the word lines WL1 to WL8 to 0V at time t4, if the memory cells are sufficiently erased, The bit line becomes 0V, and keeps 1.5V in case of insufficient erasing. At time t5, BLSHFO becomes 1.5V, the potential of the bit line is transferred into the data circuit, and then SBL2 becomes "High", so that the data is transferred to node N2 and sensed. Is done. Thus, the data of the odd page is held in the second latch circuit. During the reading of the odd page, the bit line BitlineE is kept at 0 V in order to reduce the capacitive coupling noise between the bit lines.
[0062]
The read data of the even page and the odd page are held in a first latch circuit and a second latch circuit, respectively. Thereafter, by sequentially selecting the columns by the column decoder, the data of the first and second latch circuits are output almost simultaneously. This makes it possible to determine whether the erasure has been sufficiently performed.
[0063]
As can be seen from FIG. 10, in the conventional example, the verify read is performed using only the first latch circuit, whereas in the present embodiment, both the first latch circuit and the second latch circuit are used. The speed of verify reading can be increased.
[0064]
In the above embodiment, the read data held in the first latch circuit during the reading of the odd-numbered page memory cells after the even-numbered page memory cells are first read and read into the first latch circuit. May be output through DLi and nDLi.
[0065]
Similarly, the memory cells in the first block and the second block which have been erased almost simultaneously are subjected to the verify read twice, and then the read data is read out of the first and second blocks, respectively. 2 may be held by the second latch circuit. Thus, when erasing a plurality of blocks almost simultaneously, erasing may be performed as shown in FIG. That is, the first, second,..., N-th (n is a natural number) blocks are erased almost simultaneously, and then the above-described verify read in units of one block is performed for each block erased. Do.
[0066]
Further, when the data circuit is composed of first, second,..., N-th latch circuits, each read data is stored in the first, second,. Of course, it is also possible to keep them.
[0067]
The present invention is also effective in the case where one data circuit is provided for one bit line for the cell array as shown in FIG. As an example, the data circuit has two latch circuits as shown in FIG.
[0068]
When erasing the first block and the second block in FIG. 36 at the same time, in the verify read, first the verify read of the first block is performed, and the data read to the first latch circuit is read. Hold. Next, verify reading of the second block is performed, and the read data is held in the second latch circuit. After that, the data of the first block and the data of the second block held in the first latch circuit and the second latch circuit are sequentially selected by the column decoder using the column decoder. The signals are output almost simultaneously from the first and second latch circuits. This makes it possible to determine whether the erasure has been performed sufficiently.
[0069]
Also in this case, the verify read is performed using only the first latch circuit in the conventional example, whereas in the present embodiment, both the first latch circuit and the second latch circuit are used. The speed of the verify read can be increased even with the memory cell array of FIG.
[0070]
Detecting the end of erasing, in addition to outputting the data of the first, second,. Collective detection may be performed using QNL9, QNL10,.
[0071]
As described above, even-page data and odd-page data are stored in the first and second latch circuits, respectively, or data from the first block to the n-th block is stored in the first,. After reading out to the n-th latch circuit, first, VRT is precharged to, for example, Vcc. At least one of the nodes N1, N2,... Becomes "High" in a column in which memory cells with insufficient erasure exist, and at least one of the n-channel MOS transistors QNL9, QNL10,. Turns on and VRT falls from the precharge potential. Only when all the selected memory cells are sufficiently erased, the nodes N1 and N2 become "Low" in all columns. As a result, the n-channel MOS transistors QNL9, QNL10,... In all the data circuits are turned off, so that VRT maintains the precharge potential and the end of erasing is detected.
[0072]
[Example 2]
(1) One block erase
FIG. 12 is a schematic diagram for explaining the operation of the erase verify read of one block, and FIG. 13 is a timing chart.
[0073]
The verify read is first performed on an even page (for example, a memory cell connected to the bit line BitlineE in FIG. 2), and the read data is held in the first latch circuit. Next, the read operation is performed on an odd page (for example, a memory cell connected to the bit line BitlineO in FIG. 2) and the read data is held in the first latch circuit.
[0074]
Prior to the verify read, the node N1 is set to "Low" and the node N3 is set to "High". First, after precharging the bit line BitlineE to 1.5V, the selected gate lines SGS and SGD are set to Vcc and the word lines WL1 to WL8 are set to 0V at time t1v. Means that the bit line goes to 0V and keeps 1.5V in case of insufficient erasing. At time t2v, BLSHFE becomes 1.5V, and the potential of the bit line is transferred into the data circuit. Thereafter, at time t3v, nVERIFY becomes “Low”. Since the node N3 is set to "High", the p-channel transistor Qp3 is turned off, and the potential of the node N4 does not change.
[0075]
In this one-block erase verify read operation, the operation of setting nVERIFY to "Low" and the setting of the first latch circuit (the operation of setting node N3 to "High") at time t3v are omitted. Can be.
[0076]
Thereafter, when SBL1 becomes "High", data is transferred to the node N1 and sensed. As described above, the data of the even page is held in the first latch circuit. During the reading of the even-numbered page, the bit line BitlineO is kept at 0 V in order to reduce the capacitive coupling noise between bit lines. As a result of the above verify read, the node N1 becomes "High" when the erasure is insufficient, and the node N1 becomes "Low" when the erasure is sufficient.
[0077]
Subsequently, verify reading is performed on an odd page (for example, a memory cell connected to the bit line BitlineO in FIG. 2). After precharging the bit line BitlineO to 1.5V, setting the selected gate lines SGS and SGD to Vcc and the word lines WL1 to WL8 to 0V at time t5v, if the memory cell is sufficiently erased, The bit line becomes 0V, and keeps 1.5V in case of insufficient erasing. At time t6v, BLSHFO becomes 1.5V, and the potential of the bit line is transferred into the data circuit. Thereafter, at time t7v, nVERIFY becomes “Low”.
[0078]
As a result of reading the even-numbered page, if the erasure is sufficient, since the node N3 is latched at "High", the p-channel transistor Qp3 is turned off and the potential of the node N4 does not change. That is, if the odd page is insufficiently erased, the node N4 becomes "High", and if the erase is sufficient, the node N4 becomes "Low".
[0079]
On the other hand, if the erasure is insufficient as a result of reading the even page, since the node N3 is latched at "Low", the p-channel transistor Qp3 is turned on and the potential of the node N4 is odd. -"High" regardless of the data of the page.
[0080]
Thereafter, when SBL1 becomes "High", data is transferred to the node N1 and sensed. During the reading of the odd page, the bit line BitlineE is kept at 0 V in order to reduce the capacitive coupling noise between the bit lines.
[0081]
As a result of the above-described verify read operation, if at least one of the even-numbered page and the odd-numbered page has an insufficiently erased cell, N1 becomes "High". N1 becomes "Low" only when both the even page and the odd page are sufficiently erased.
[0082]
[Table 2]
[0083]
By setting nVERIFY to "Low" at time t7v in this manner, erasure verify read can be performed using only the first latch circuit.
[0084]
After reading the read data of the even page and the odd page to the first latch circuit, the data of the first latch circuit is output by sequentially selecting the columns by the column decoder. This makes it possible to determine whether the erasure has been performed sufficiently.
[0085]
(2) When erasing a plurality of blocks almost simultaneously
Next, erasing and verify reading of a plurality of blocks will be described with reference to FIGS. First, the first, second,..., N-th (n is a natural number) blocks are erased almost simultaneously. Thereafter, erase verify read of each block is performed. The difference from the first embodiment is that it is not necessary to output the data read out to the first latch circuit every time the verify read of each block is performed, as shown in FIG. 2,... It is sufficient to perform the data only once after reading the data of the n-th block (n is a natural number) into the first latch circuit.
[0086]
The erase verify read of the first block is almost the same as the verify read of one block erase. The timing chart is almost the same as FIG. 13 is different from FIG. 13 in that the read data of the first latch circuit is not output to DLi and nDLi after the erase verify of the second block, and the first to n-th erase verify read is completed after the end of the erase verify read. The read data of the latch circuit is output to DLi and nDLi.
[0087]
The verify read is first performed on an even page of the first block (for example, a memory cell connected to the bit line BitlineE in FIG. 2), and the read data is held in the first latch circuit. Next, the process is performed on an odd page (for example, a memory cell connected to the bit line BitlineO in FIG. 2), and the read data is held in the first latch circuit.
[0088]
Prior to the verify read, the node N1 is set to "Low" and the node N3 is set to "High". First, after precharging the bit line BitlineE to 1.5V, the selected gate lines SGS and SGD are set to Vcc and the word lines WL1 to WL8 are set to 0V at time t1v. Means that the bit line goes to 0V and keeps 1.5V in case of insufficient erasing. At time t2v, BLSHFE becomes 1.5V, and the potential of the bit line is transferred into the data circuit. Thereafter, at time t3v, nVERIFY becomes “Low”. Since the node N3 is set to "High", the p-channel transistor Qp3 is turned off, and the potential of the node N4 does not change.
[0089]
In the erase verify read operation for one block, the operation of setting nVERIFY to "Low" at time t3v and the setting of the first latch circuit (the operation of setting node N3 to "High") are omitted. it can.
[0090]
Thereafter, when SBL1 becomes "High", data is transferred to the node N1 and sensed.
[0091]
Thus, the data of the even-numbered page of the first block is held in the first latch circuit. During the reading of the even-numbered page, the bit line BitlineO is kept at 0 V in order to reduce the capacitive coupling noise between bit lines. As a result of the above verify read, the node N1 becomes "High" when the erasure is insufficient, and the node N1 becomes "Low" when the erasure is sufficient.
[0092]
Subsequently, verify reading is performed on the odd-numbered pages of the first block (for example, the memory cells connected to the bit line BitlineO in FIG. 2). After precharging the bit line BitlineO to 1.5V, setting the selected gate lines SGS and SGD to Vcc and the word lines WL1 to WL8 to 0V at time t5v, if the memory cell is sufficiently erased, The bit line becomes 0V, and keeps 1.5V in case of insufficient erasing. At time t6v, BLSHFO becomes 1.5V, and the potential of the bit line is transferred into the data circuit. Thereafter, at time t7v, nVERIFY becomes “Low”.
[0093]
As a result of reading the even-numbered page of the first block, if the erasure is sufficient, since the node N3 is latched at "High", the p-channel transistor Qp3 is turned off and the potential of the node N4 is reduced It does not change. That is, if the odd page is insufficiently erased, the node N4 becomes "High", and if the erase is sufficient, the node N4 becomes "Low".
[0094]
On the other hand, if the erasure is insufficient as a result of reading the even page, since the node N3 is latched at "Low", the p-channel transistor Qp3 is turned on and the potential of the node N4 is odd. -"High" regardless of the data of the page.
[0095]
Thereafter, when SBL1 becomes "High", data is transferred to the node N1 and sensed. During the reading of the odd page, the bit line BitlineE is kept at 0 V in order to reduce the capacitive coupling noise between the bit lines.
[0096]
As a result of the above verify read operation, if at least one of the even page and the odd page of the first block is insufficiently erased as shown in Table 2, N1 is "High". become. Only when both the even and odd pages of the first block are sufficiently erased, N1 becomes "Low".
[0097]
Subsequently, erase verify read of the second block is performed. The timing chart is almost the same as FIG. 13 is different from FIG. 13 in that the read data of the first latch circuit is not output to DLi and nDLi after the erase verify of the second block, and the first to n-th erase verify read is completed after the end of the erase verify read. The read data of the latch circuit is output to DLi and nDLi.
[0098]
The verify read is performed on even pages of the second block (for example, memory cells connected to the bit line BitlineE in FIG. 2) and the read data is held in the first latch circuit. Next, the read operation is performed on the odd-numbered pages of the second block (for example, the memory cells connected to the bit line BitlineO in FIG. 2) and the read data is held in the first latch circuit.
[0099]
Unlike the erase verify read of the first block, the first latch circuit is not set, and the first latch circuit holds the result of the erase verify read of the first block. That is, as a result of performing the erase verify read of the first block, if at least one of the even-numbered page and the odd-numbered page has an insufficiently erased cell, N1 is "High".
[0100]
First, after precharging the bit line BitlineE to 1.5V, the selected gate lines SGS and SGD are set to Vcc and the word lines WL1 to WL8 are set to 0V at time t1v. Means that the bit line goes to 0V and keeps 1.5V in case of insufficient erasing. At time t2v, BLSHFE becomes 1.5V, and the potential of the bit line is transferred into the data circuit. Thereafter, at time t3v, nVERIFY becomes “Low”.
[0101]
If the memory cells in the block that has been verified and read before the second block (in this case, the first block) are insufficiently erased, the node N3 is "Low" and the p-channel transistor Qp3 is turned on. The potential of the node N4 becomes Vcc regardless of the potential of the bit line.
[0102]
On the other hand, if all the memory cells in the block (the first block in this case) verified and read before the second block are sufficiently erased, the node N3 is "High" and the p-channel transistor Qp3 is turned off. However, the potential of the node N4 does not change.
[0103]
In other words, if the odd page of the second block is insufficiently erased, the node N4 becomes "High", and if the erase is sufficient, the node N4 becomes "Low".
[0104]
Thereafter, when SBL1 becomes "High", the data is transferred to the node N1 and sensed.
[0105]
Thus, the data of the even page is held in the first latch circuit. During the reading of the even-numbered page of the second block, the bit line BitlineO is kept at 0 V to reduce the capacitive coupling noise between bit lines. As a result of the above verify read, the node N1 becomes "High" when the erasure is insufficient, and the node N1 becomes "Low" when the erasure is sufficient.
[0106]
Subsequently, verify reading is performed on an odd-numbered page of the second block (for example, a memory cell connected to the bit line BitlineO in FIG. 2). After precharging the bit line BitlineO to 1.5V, setting the selected gate lines SGS and SGD to Vcc and the word lines WL1 to WL8 to 0V at time t5v, if the memory cell is sufficiently erased, The bit line becomes 0V, and keeps 1.5V in case of insufficient erasing. At time t6v, BLSHFO becomes 1.5V, and the potential of the bit line is transferred into the data circuit. Thereafter, at time t7v, nVERIFY becomes “Low”.
[0107]
If there is at least one memory cell sufficient for erasure in the verify read before the verify read operation, the node N3 is latched at "High", so that the p-channel transistor Qp3 is turned off and the node N3 is turned off. -Do not change the potential of the node N4. That is, if the odd page of the second block is insufficiently erased, the node N4 is "High", and if the erase is sufficient, the node N4 is "Low".
[0108]
On the other hand, if all the memory cells have been sufficiently erased by the verify read before this verify read operation, since the node N3 is latched at "Low", the p-channel transistor Qp3 is turned on. The potential of the node N4 becomes "High" irrespective of the odd-numbered page data of the second block.
[0109]
Thereafter, when SBL1 becomes "High", data is transferred to the node N1 and sensed. During the reading of the odd page, the bit line BitlineE is kept at 0 V in order to reduce the capacitive coupling noise between the bit lines.
[0110]
The erase verify read of the i-th block (i is an integer of 2 or more and n or less) may be performed in substantially the same manner as the above-described second erase verify read.
[0111]
As a result of performing the first to n-th erase verify reads, if at least one block is insufficiently erased, the node N1 becomes "High". Only when all the memory cells are sufficiently erased, the node N1 becomes "Low".
[0112]
Thereafter, the data of the first latch circuit is output to DLi and nDLi by sequentially selecting the columns by the column decoder. This makes it possible to determine whether or not the erasure has been sufficiently performed in all the blocks that have been erased almost at the same time.
[0113]
In addition to outputting the data of the first latch circuit to DLi and nDLi as described above, the detection of the end of erasing may be collectively detected by using an erasing end batch detection transistor QNL9 as shown in FIG. .
[0114]
As described above, after reading data from the first block to the n-th block into the first latch circuit, first, VRT is precharged to, for example, Vcc. In a column in which a memory cell with insufficient erasure is present, the node N1 becomes "High", the n-channel MOS transistor QNL9 turns on, and VRT falls from the precharge potential. Only when all the selected memory cells are sufficiently erased, the node N1 becomes "Low" in all the columns. As a result, the n-channel MOS transistors QNL9 in all the data circuits are turned off, so that VRT maintains the precharge potential and the end of erasure is detected.
[0115]
As described above, according to the present invention, when erasing a plurality of blocks at the same time, read data is sequentially read out to the first latch circuit as shown in FIG. 14 during erase verify reading. After reading the data of all the blocks into the first latch circuit, the data may be output to DLi and nDLi only once, or may be detected all at once, so that the erase verify read can be performed at high speed. it can.
[0116]
[Example 3]
(1) A memory cell array including a predetermined number of electrically rewritable memory cells and including a memory cell group selected almost simultaneously at the time of erasing;
A bit line for transmitting and receiving data to and from the memory cell;
A signal line (node) electrically connectable to the bit line;
A data circuit for reading the state of the memory cell after erasing by sensing the potential of the signal line and holding the information;
After erasing a plurality of memory cell groups almost simultaneously, at the time of verify reading for checking whether erasing has been performed sufficiently,
The first data read out to the signal line by the verify read of the first memory cell group and held in the data circuit and the verify read of the second memory cell group are read. Sometimes, taking the logic with the second data read to the signal line,
If at least one of the first data and the second data is insufficiently erased, the potential of the signal line is set to an insufficiently erased level.
When both the first data and the second data are sufficiently erased, erase potential setting means for automatically setting the potential of the signal line to a sufficient erase level is provided as shown in FIGS. It is characterized by having. The first memory cell group and the second memory cell group may share word lines as shown in FIG. 26, and may be connected to different bit lines. Alternatively, as shown in FIG. 27, the first memory cell group and the second memory cell group may be selected as different word lines and connected to the same bit line. Further, a switch circuit may or may not be provided between the signal line and the bit line.
[0117]
(2) A memory cell array including a predetermined number of electrically rewritable memory cells and including a memory cell group selected almost simultaneously at the time of erasing;
A bit line for transmitting and receiving data to and from the memory cell;
A data circuit for sensing the state of the memory cell after erasing and holding the information;
A signal line (node) electrically connectable to the bit line;
A nonvolatile semiconductor memory device comprising:
The data circuit reads the state of the memory cell by sensing the potential of the signal line,
After erasing a plurality of memory cell groups almost simultaneously, at the time of verify reading for checking whether erasing has been performed sufficiently,
Verify reading of the first memory cell group is performed, and the first data read to the signal line is held in the data circuit.
When verify reading of the second memory cell group is performed, the potential of the signal line is adjusted based on the first data held in the data circuit. Therefore, the bit line may be connected to the signal line via the switch circuit as shown in FIG. FIG. 20B may also be used. In FIG. 20B, since the bit line also serves as the signal line, the first data for holding the potential of the signal line in the data circuit when performing the verify read of the second memory cell group. When the adjustment is performed based on the data, the potential of the bit line is also adjusted. Of course, even in the case of FIG. 20A, when verify reading of the second memory cell group is performed, the potential of the signal line is based on the first data held in the data circuit. When adjusting the potential, the potential of the bit line may be adjusted by turning on the switch circuit.
[0118]
(3) a memory cell array including a predetermined number of electrically rewritable memory cells and including a memory cell group selected almost simultaneously at the time of erasing;
A bit line for transmitting and receiving data to and from the memory cell;
A data circuit for sensing the state of the memory cell after erasing and holding the information;
A signal line (node) electrically connectable to the bit line;
A nonvolatile semiconductor memory device comprising
The data circuit reads the state of the memory cell by sensing the potential of the signal line,
After erasing a plurality of memory cell groups almost simultaneously, at the time of verify reading for checking whether erasing has been performed sufficiently,
Verify reading of the first memory cell group is performed, and the first data read to the signal line is held in the data circuit.
When verify-reading the second memory cell group, the potential of the signal line is adjusted based on the first data held in the data circuit,
Further, the plurality of memory cell groups include memory cells that share word lines with memory cells in other memory cell groups and are connected to different bit lines. .
[0119]
Therefore, for example, the configuration shown in FIG. Of course, the switch circuit need not be provided in FIG. Further, for example, verify reading of the first block connected to BitlineE in FIG. 15 is performed, and the read first data is held in the first latch circuit in FIG. Thereafter, verify reading of the second block is performed, which is connected to BitlineO and shares the word line with the first block, and the read second data is stored in the node N4 in FIG. Forward. After adjusting the second data of the node N4 based on the first data held in the first latch circuit, the data of the node N4 is transferred to the first latch circuit. Hold.
[0120]
(4) a memory cell array including a predetermined number of electrically rewritable memory cells and including a memory cell group selected almost simultaneously at the time of erasing;
A bit line for transmitting and receiving data to and from the memory cell;
A data circuit for sensing the state of the memory cell after erasing and holding the information;
A signal line (node) electrically connectable to the bit line;
A nonvolatile semiconductor memory device comprising
The data circuit reads the state of the memory cell by sensing the potential of the signal line,
After erasing a plurality of memory cell groups almost simultaneously, at the time of verify reading for checking whether erasing has been performed sufficiently,
Verify reading of the first memory cell group is performed, and the first data read to the signal line is held in the data circuit.
When verify-reading the second memory cell group, the potential of the signal line is adjusted based on the first data held in the data circuit,
Further, the plurality of memory cell groups include memory cells having different word lines from memory cells in other memory cell groups and connected to the same bit line.
[0121]
Therefore, for example, the configuration shown in FIG. Of course, the switch circuit (transfer gate of the n-channel transistor) in FIG. 22 may not be provided. Further, for example, verify reading of the first block connected to BitlineE in FIG. 15 is performed, and the read first data is held in the first latch circuit in FIG.
[0122]
Thereafter, verify reading of a second block is performed, which is connected to Bitline E and connected to a word line different from the first block, and the read second data is stored in a node N4 in FIG. Transfer to After adjusting the second data of the node N4 based on the first data held in the first latch circuit, the data of the node N4 is transferred to the first latch circuit. Hold.
[0123]
(5) a memory cell array including a predetermined number of electrically rewritable memory cells and including a memory cell group selected almost simultaneously at the time of erasing;
A bit line for transmitting and receiving data to and from the memory cell;
A data circuit for sensing the state of the memory cell after erasing and holding the information;
A signal line (node) electrically connectable to the bit line;
A nonvolatile semiconductor memory device comprising
The data circuit reads the state of the memory cell by sensing the potential of the signal line,
After erasing a plurality of memory cell groups almost simultaneously, at the time of verify reading for checking whether erasing has been performed sufficiently,
Verify reading of the first memory cell group is performed, and the first data read to the signal line is held in the data circuit.
When verify reading of the second memory cell group is performed, the first data and the second data are stored based on the first data held in the data circuit. If at least one of the data is insufficiently erased, the level is adjusted to the insufficiently erased level, and if both the first data and the second data are sufficiently erased, the level is adjusted to the sufficient erased level. It is characterized by the following.
[0124]
For example, verify reading of the first block connected to BitlineE of FIG. 15 is performed, and the read first data is held in the first latch circuit of FIG. Thereafter, verify reading of the second block is performed, which is connected to BitlineO and shares the word line with the first block, and the read second data is stored in the node N4 in FIG. Forward.
[0125]
If at least one of the first data and the second data is insufficiently erased based on the first data held in the first latch circuit, a node N4 is output. Is adjusted to an insufficiently erased level, and when both the first data and the second data are sufficiently erased, the node N4 is adjusted to a sufficiently erased level. Thereafter, the data of the node N4 is held in the first latch circuit.
[0126]
Further, the following case may be adopted. For example, verify reading of the first block connected to BitlineE of FIG. 15 is performed, and the read first data is held in the first latch circuit of FIG. Thereafter, verify reading of a second block is performed, which is connected to Bitline E and connected to a word line different from the first block, and the read second data is stored in a node N4 in FIG. Transfer to
[0127]
If at least one of the first data and the second data is insufficiently erased based on the first data held in the first latch circuit, a node N4 is output. Is adjusted to an insufficiently erased level, and when both the first data and the second data are sufficiently erased, the node N4 is adjusted to a sufficiently erased level. Thereafter, the data of the node N4 is held in the first latch circuit.
[0128]
(6) a memory cell array including a predetermined number of electrically rewritable memory cells and including a memory cell group selected almost simultaneously at the time of erasing;
A bit line for transmitting and receiving data to and from the memory cell;
A data circuit for sensing the state of the memory cell after erasing and holding the information;
A signal line (node) electrically connectable to the bit line;
A nonvolatile semiconductor memory device comprising
The data circuit reads the state of the memory cell by sensing the potential of the signal line,
After erasing a plurality of memory cell groups almost simultaneously, at the time of verify reading for checking whether erasing has been performed sufficiently,
Verify reading of the first memory cell group is performed, and the first data read to the signal line is held in the data circuit.
When verify reading of the second memory cell group is performed, the first data and the second data are stored based on the first data held in the data circuit. When at least one of the data is insufficiently erased, the level is adjusted to an insufficiently erased level, and when both the first data and the second data are sufficiently erased, the level is adjusted to a sufficient level of erase. ,
When verify reading of the m-th (m is a natural number not less than 2 and not more than n) memory cell group is performed, the potential of a signal line is set to a first voltage based on data held in a data circuit. If at least one of the data, the second data,..., The m-th data is insufficiently erased, the first data and the second data are set to the insufficiently erased level. If all of the data,..., M-th data, are sufficiently erased, the level is adjusted to a sufficiently erased level.
When verify reading of the n-th memory cell group is performed, the first data and the second data are stored in the data line based on the data held in the data circuit. ,..., If at least one of the n-th data is insufficiently erased (or written), the first data, the second data,. ... If all the n-th data is sufficiently erased, the level is adjusted to a sufficiently erased level.
[0129]
For example, verify reading of the first block connected to BitlineE of FIG. 15 is performed, and the read first data is held in the first latch circuit of FIG.
[0130]
Thereafter, verify reading of the first block is performed, which is connected to BitlineO and shares a word line with the first block, and the read second data is stored in the node N4 of FIG. Forward. Based on the first data held in the first latch circuit, if at least one of the first data and the second data is insufficiently erased, the node N4 is changed. If the first data and the second data are both sufficiently erased, the node N4 is adjusted to the sufficient erase level. Thereafter, the data of the node N4 is held in the first latch circuit.
[0131]
Next, verify reading of the second block, which is connected to Bitline E and connected to a word line different from the first block, is performed, and the read third data is output to the node shown in FIG. Transfer to node N4. Based on the data held in the first latch circuit, if at least one of the first data, the second data, and the third data is insufficiently erased, the program proceeds to the next step. If the first data, the second data, and the third data are all sufficiently erased, the node N4 is adjusted to the sufficient erase level. Thereafter, the data of the node N4 is held in the first latch circuit.
[0132]
Further, verify reading of the second block, which is connected to BitlineO and shares a word line with the second block, is performed, and the read fourth data is stored in a node N4 in FIG. Forward. Then, based on the data held in the first latch circuit, at least one of the first data, the second data, the third data, and the fourth data is erased. If the data is insufficient, the node N4 is set to an insufficiently erased level, and the first data, the second data, the third data, and the fourth data are all sufficiently erased. The node N4 is adjusted to a level sufficient for erasing. Thereafter, the data of the node N4 is held in the first latch circuit.
[0133]
(7) a memory cell array including a predetermined number of electrically rewritable memory cells and including a memory cell group selected almost simultaneously at the time of erasing;
A bit line for transmitting and receiving data to and from the memory cell;
A data circuit for sensing the state of the memory cell after erasing and holding the information;
A signal line (node) electrically connectable to the bit line;
A nonvolatile semiconductor memory device comprising
The data circuit includes a plurality of latch circuits,
The data circuit reads the state of the memory cell by sensing the potential of the signal line,
After erasing a plurality of memory cell groups almost simultaneously, at the time of verify reading for checking whether erasing has been performed sufficiently,
Verify reading of the first memory cell group is performed, and the first data read to the signal line is held in a first latch circuit in the data circuit.
Verify reading of the second memory cell group is performed, and the potential of the signal line from which the second data has been read is held in a second latch circuit in the data circuit. And For example, FIGS. 23 and 24, a switch circuit may or may not be provided. If there is no switch circuit, the bit line and the signal line have the same potential. Even when there is a switch circuit, the switch circuit may be made conductive when adjusting the potential of the signal line.
[0134]
(8) a memory cell array including a predetermined number of electrically rewritable memory cells and including a memory cell group selected almost simultaneously at the time of erasing;
A bit line for transmitting and receiving data to and from the memory cell;
A data circuit for sensing the state of the memory cell after erasing and holding the information;
A signal line (node) electrically connectable to the bit line;
A nonvolatile semiconductor memory device comprising
The data circuit includes a plurality of latch circuits,
The data circuit reads the state of the memory cell by sensing the potential of the signal line,
After erasing a plurality of memory cell groups almost simultaneously, at the time of verify reading for checking whether erasing has been performed sufficiently,
Verify reading of the first memory cell group is performed, and the first data read to the signal line is held in a first latch circuit in the data circuit.
Verify read of the second memory cell group is performed, and the potential of the signal line from which the second data has been read is held in a second latch circuit in the data circuit.
Further, the plurality of memory cell groups include memory cells having different word lines from memory cells in other memory cell groups and connected to the same bit line.
[0135]
Therefore, for example, the configuration shown in FIG. Of course, the switch circuit need not be provided in FIG. Further, for example, verify reading of the first block connected to BitlineE in FIG. 15 is performed, and the read first data is held in the first latch circuit in FIG. Thereafter, verify reading of the second block is performed, which is connected to Bitline E and connected to a word line different from the first block, and the read second data is stored in the second latch of FIG. Hold in circuit. Then, the first data held in the first latch circuit and the second data held in the second latch circuit are output through the IO line.
[0136]
(9) a memory cell array including a predetermined number of electrically rewritable memory cells and including a memory cell group selected almost simultaneously at the time of erasing;
A bit line for transmitting and receiving data to and from the memory cell;
A data circuit for sensing the state of the memory cell after erasing and holding the information;
A signal line (node) electrically connectable to the bit line;
A nonvolatile semiconductor memory device comprising
The data circuit includes a plurality of latch circuits,
The data circuit reads the state of the memory cell by sensing the potential of the signal line,
After erasing a plurality of memory cell groups almost simultaneously, at the time of verify reading for checking whether erasing has been performed sufficiently,
Verify reading of the first memory cell group is performed, and the first data read to the signal line is held in a first latch circuit in the data circuit.
Verify read of the second memory cell group is performed, and the potential of the signal line from which the second data has been read is held in a second latch circuit in the data circuit.
The plurality of memory cell groups include memory cells that share word lines with memory cells in other memory cell groups and are connected to different bit lines.
[0137]
Therefore, for example, the configuration shown in FIG. Of course, the switch circuit need not be provided in FIG. Further, for example, verify reading of the first block connected to BitlineE in FIG. 15 is performed, and the read first data is held in the first latch circuit in FIG. Thereafter, verify reading of a second block is performed, which is connected to BitlineO and shares a word line with the first block, and the read second data is stored in a second latch circuit of FIG. To hold. Then, the first data held in the first latch circuit and the second data held in the second latch circuit are output through the I / O line.
[0138]
(10) a memory cell array including a predetermined number of electrically rewritable memory cells and including a memory cell group selected almost simultaneously at the time of erasing;
A bit line for transmitting and receiving data to and from the memory cell;
A data circuit for sensing the state of the memory cell after erasing and holding the information;
A signal line (node) electrically connectable to the bit line;
A nonvolatile semiconductor memory device comprising
The data circuit includes a plurality of latch circuits,
The data circuit reads the state of the memory cell by sensing the potential of the signal line,
After erasing a plurality of memory cell groups almost simultaneously, at the time of verify reading for checking whether erasing has been performed sufficiently,
Verify reading of the first memory cell group is performed, and the first data read to the signal line is held in a first latch circuit in the data circuit.
Verify read of the second memory cell group is performed, and the potential of the signal line from which the second data has been read is held in a second latch circuit in the data circuit.
The verify read of the m-th (m is a natural number of 2 or more) memory cell group is performed, and the potential of the signal line from which the m-th data is read is set to the m-th data line in the data circuit. It is characterized by being held in a latch circuit.
[0139]
(11) Each of the data circuits has a batch detection circuit for detecting at once that all the erased memory cells are sufficiently erased. This batch detection circuit may be, for example, the transistor QNL9 in FIG.
[0140]
(12) The memory cell group may have a block configuration as shown in FIG. 36, for example.
[0141]
[Example 4]
In the above embodiment, the multi-level NAND type EEPROM has been described as an example, but the present invention is not limited to this. That is, since the binary flash memory performs erasure almost in the same manner as the multi-level flash memory, the present invention can of course be applied to the binary flash memory.
[0142]
Here, an example of an open bit line type cell array as shown in FIG. 28, in which two bit lines are shared by one data circuit, will be described. Note that the details of the read and write operations are described in T.K. Tanaka et. al. IEEE Journal of Solid-State Circuits vol. 29, No. 11, pp. 136-1373, November 1994.
[0143]
Hereinafter, the verify read after the blocks selected by CG1 to CG8 in FIG. 28 are erased will be described with reference to the timing chart of FIG.
[0144]
The verify read is first performed on an even page (for example, a memory cell connected to the bit line BLai in FIG. 28) of the first block, and the read data is held in the latch circuit. Next, the read operation is performed on an odd page (for example, a memory cell connected to the bit line BLai + 1 in FIG. 28) and the read data is held in the latch circuit.
[0145]
First, after precharging the bit line BLai to 1.8 V and BLbi to 1.5 V, when the selected gate lines SG1 and SG2 are set to Vcc and the word lines CG1 to CG8 are set to 0V at time t1y, the memory When the cell is sufficiently erased, the bit line potential becomes lower than the dummy-bit line potential of 1.5 V, and when the cell is insufficiently erased, the bit line is kept at 1.8 V. At time t2y, φ1 becomes Vcc, and the potentials of the bit line and dummy bit line are transferred into the data circuit. Thereafter, when φa becomes “High”, the data is transferred and sensed. Thus, the data of the even-numbered page is held in the latch circuit.
[0146]
During reading of the even-numbered page, the bit lines BLai + 1 and BLbi + 1 are kept at 0 V in order to reduce capacitive coupling noise between bit lines. As a result of the above verify read, the node N1 becomes "High" when the erasure is insufficient, and the node N1 becomes "Low" when the erasure is sufficient.
[0147]
Subsequently, verify reading is performed on an odd page (for example, a memory cell connected to bit line BLai + 1 in FIG. 28). After precharging the bit line BLai + 1 to 1.8 V and the dummy bit line BLbi + 1 to 1.5 V, at time t5y, the selected gate lines SG1 and SG2 are set to Vcc and the word lines CG1 to CG8 are set to 0V. When the memory cell is sufficiently erased, the potential of the bit line becomes 1.5 V or lower of the dummy bit line, and when the memory cell is insufficiently erased, 1.8 V is maintained. At time t6y, φ2 becomes Vcc, and the potential of the bit line is transferred into the data circuit. Thereafter, φAV becomes “High” at time t7y.
[0148]
As a result of reading the even-numbered page, if the erasure is sufficient, since the node N1 is latched at "Low", the n-channel transistor QNS is turned off and the potential of the node N4 does not change. That is, if the odd page is insufficiently erased, the node N4 becomes "High", and if the erase is sufficient, the node N4 becomes "Low".
[0149]
On the other hand, if the erasure is insufficient as a result of reading the even-numbered page, since the node N1 is latched at "High", the n-channel transistor QNS is turned on and the potential of the node N4 is odd. -"High" regardless of the data of the page.
[0150]
Thereafter, when φa and φb become “High”, the data is transferred and sensed. During the reading of the odd-numbered page, the bit lines Blai and Blb2 are kept at 0 V to reduce the capacitive coupling noise between the bit lines.
[0151]
As a result of the above-described verify read operation, if at least one of the even-numbered page and the odd-numbered page has an insufficiently erased cell, N1 becomes "High". Only when both the even and odd pages are sufficiently erased, N1 becomes "Low".
[0152]
In addition to outputting the data of the latch circuit to the IOAs and IOBs as shown in FIG. 29, the completion of erasing may be detected by using an erasing completion batch detection transistor QNN as shown in FIG. 28, for example. After the data of the even and odd pages or the data from the first block to the n-th block is read out to the first latch circuit as in the second embodiment, first, , VRT are precharged to, for example, Vcc.
[0153]
In a column where a memory cell with insufficient erasure exists, the node N1 becomes "High", the n-channel MOS transistor QNN turns on, and VRT falls from the precharge potential. Only when all the selected memory cells are sufficiently erased, the node N1 becomes "Low" in all the columns. As a result, the n-channel MOS transistors QNN in all the data circuits are turned off, so that VRT maintains the precharge potential and the end of erasure is detected.
[0154]
The present invention can be applied to not only the NAND type EEPROM of FIG. 3 but also a NOR type flash memory as shown in FIG. 19, and an AND type (K. Kume et al .; IEDM Tech. Dig) as shown in FIG. , Dec. 1992, pp. 991-993), a DINOR type as shown in FIG. 17 (S. Kobayashi et al .; ISSCC Tech. Dig., 1995, pp. 122), and a virtual ground array type as shown in FIG. (R. Cemea et al .; ISSCC Tech. Dig., 1995, pp. 126). Also, a mask ROM may be used.
[0155]
The present invention can be applied not only to a ternary memory cell or a quaternary memory cell but also to a quinary memory cell, an octal memory cell, or a 16-level memory cell.
[0156]
[Example 5]
Further, the present invention can be applied to a sense amplifier as shown in FIG. The writing and reading methods are described in IEEE Journal of Solid-State Circuits vol. 30, no. 11, pp. 1157-1164, November 1995. FIG. 31 is a timing chart of the erase verify read.
[0157]
The verify read is first performed for an even page (for example, a memory cell connected to the bit line BLai in FIG. 30), and the read data is held in the latch circuit. Then, an odd page (for example, a memory cell connected to the bit line BLai + 1 in FIG. 30) is performed, and the latch circuit holds read data.
[0158]
First, by setting Reset to "High", the node N1 is set to "Low" and the node N2 is set to "High". Subsequently, after the bit line BLai is precharged to 2V, the selected gate lines SG1 and SG2 are set to Vcc and the word lines CG1 to CG8 are set to 0V at time t1s. The bit line goes to 0V and keeps 2V in case of insufficient erasing. At time t2S, φ1 becomes Vcc, and the potentials of the bit line and dummy bit line are transferred into the data circuit. After that, the signal is sensed when Read becomes “High”.
[0159]
That is, in the case of insufficient erasing, the n-channel transistor Qread is turned on, the node N2 becomes "Low", and the node N1 becomes "High". If the erase operation is sufficient, the n-channel transistor Qread is turned off, and the node N2 is kept at "High". Thus, the data of the even-numbered page is held in the latch circuit. During the reading of the even-numbered page, the bit line BLai + 1 is kept at 0 V to reduce the capacitive coupling noise between bit lines.
[0160]
Subsequently, verify reading is performed on odd pages (for example, memory cells connected to bit line BLai + 1 in FIG. 30). After precharging the bit line BLai + 1 to 2V, setting the selected gate lines SG1 and SG2 to Vcc and the word lines CG1 to CG8 to 0V at time t5s. If the memory cell is sufficiently erased, the bit line Becomes 0V, and keeps 2V in case of insufficient erasing. At time t6s, φ2 becomes Vcc, and the potential of the bit line is transferred into the data circuit. After that, the signal is sensed when Read becomes “High”.
[0161]
That is, in the case of insufficient erasing, the n-channel transistor Qread is turned on, the node N2 becomes "Low", and the node N1 becomes "High". If the erase operation is sufficient, the n-channel transistor Qread is turned off, and the node N2 is kept at "High". During the reading of the odd-numbered page, the bit line BLai is kept at 0 V in order to reduce the capacitive coupling noise between bit lines.
[0162]
As a result of the above-described verify read operation, if at least one of the even-numbered page and the odd-numbered page has an insufficiently erased cell, N1 becomes "High" and N2 becomes "Low". Only when both the even page and the odd page are sufficiently erased, N1 becomes "Low" and N2 becomes "High".
[0163]
In addition to outputting the data of the latch circuit to the I / O line, the detection of the end of erasing may be collectively detected by using, for example, the erasing end detecting transistor QSN as shown in FIG. After reading the data of the even and odd pages to the first latch circuit as described above, first, VRT is precharged to, for example, Vcc. In a column in which a memory cell with insufficient erasure is present, the node N1 becomes "High", the n-channel MOS transistor QSN turns on, and VRT falls from the precharge potential. Only when all the selected memory cells are sufficiently erased, the node N1 becomes "Low" in all the columns. As a result, the n-channel MOS transistors QSN in all data circuits are turned off, so that VRT maintains the precharge potential and the end of erasing is detected.
[0164]
【The invention's effect】
As described above, according to the nonvolatile semiconductor memory device of the present invention, the following effects can be obtained.
[0165]
That is, in a memory cell array in which one sense amplifier is shared by a plurality of bit lines, memory cells connected to the plurality of bit lines are erased almost simultaneously at the time of erasing, and after erasing, the memory cells connected to the respective bit lines are erased. An erase verify read is performed for this, but the time for the erase verify read can be greatly reduced. In addition, in order to prevent an increase in the area of the peripheral circuit in the multi-valued memory, even when one data circuit is shared by a plurality of bit lines, the time for the erase verify read is not lengthened.
[Brief description of the drawings]
FIG. 1 is a block diagram showing a semiconductor memory device according to an embodiment of the present invention.
FIG. 2 illustrates an example of a configuration of a column circuit.
FIG. 3 is a diagram showing a configuration of a NAND cell.
FIG. 4 is a diagram showing an example of a configuration of a row decoder.
FIG. 5 is a diagram showing an example of a configuration of a row decoder.
FIG. 6 is a waveform chart showing a data read operation.
FIG. 7 is a waveform chart showing a data write operation.
FIG. 8 is a waveform chart showing an operation of erasing data.
FIG. 9 is a waveform chart showing an erase verify read operation.
FIG. 10 is a flowchart showing an erase verify read operation.
FIG. 11 is a flowchart showing an erase verify read operation.
FIG. 12 is a flowchart showing an erase verify read operation.
FIG. 13 is a waveform chart showing an erase verify read operation.
FIG. 14 is a flowchart showing an erase verify read operation.
FIG. 15 illustrates an example of a configuration of a column circuit.
FIG. 16 is a diagram showing a configuration of a ground array type cell.
FIG. 17 is a diagram showing a configuration of a DINOR cell.
FIG. 18 is a diagram showing a configuration of an AND cell.
FIG. 19 illustrates a structure of a NOR cell.
FIG. 20 is a diagram showing a first configuration of the present invention.
FIG. 21 is a diagram showing a second configuration of the present invention.
FIG. 22 is a diagram showing a third configuration of the present invention.
FIG. 23 is a diagram showing a fourth configuration of the present invention.
FIG. 24 is a diagram showing a fifth configuration of the present invention.
FIG. 25 illustrates an example of a configuration of a column circuit.
FIG. 26 is a diagram showing a sixth configuration of the present invention.
FIG. 27 is a diagram showing a seventh configuration of the present invention.
FIG. 28 illustrates an example of a configuration of a column circuit.
FIG. 29 is a waveform chart showing an erase verify read operation.
FIG. 30 illustrates an example of a configuration of a column circuit.
FIG. 31 is a waveform chart showing an erase verify read operation.
FIG. 32 is a diagram showing one unit of a memory cell array of a NAND cell type EEPROM.
FIG. 33 is a sectional view taken along the line XXXIII-XXXIII in FIG. 32;
FIG. 34 is a sectional view taken along the line XXXIV-XXXIV of FIG. 32;
FIG. 35 is a view showing an equivalent circuit of the device shown in FIG. 32;
FIG. 36 is a diagram showing an equivalent circuit of a memory cell array of a NAND cell type EEPROM.
[Explanation of symbols]
1: semiconductor storage device (chip),
2: memory cell array,
3: Low Decoder,
4: Sense amplifier and latch circuit
5: Word / bit line control signal generation circuit
6: well potential control circuit,
7: Address buffer,
8: I / O buffer,
9: Command buffer,
10: column decoder,
11: p-type silicon substrate,
12: field oxide film,
13: gate oxide film,
14: floating gate electrode,
15: insulating film,
16: control gate electrode,
17: interlayer insulating film,
18: bit line,
19: n-type diffusion layer,
20: source wire,
21: reference potential wiring,
22: precharge circuit,
I1 to I5: Inverter,
QP1 to QP3: P-channel MOS transistors,
QNL1 to QNL6: N-channel MOS transistors,
QNH1 to QNH6: N-channel MOS transistors
G1: NAND circuit,
BL: bit line,
M1 to M8: memory cells,
S1, S2: select gate transistors.

Claims (22)

  1. A memory cell array including a predetermined number of electrically rewritable memory cells and having first and second memory cell groups selected at the time of erasing ;
    A node connected to a first bit line connected to the first memory cell group and a second bit line connected to the second memory cell group;
    A data circuit that holds data corresponding to information read from the first memory cell group and information read from the second memory cell group during an erase verify read ;
    In the erase verify read for the first group of memory cells, a first data read out to said data circuit through the node, the erase verify read for the second memory cell group, read out to the node By taking the logic with the second data, if the first and second data are both sufficiently erased , the data circuit holds data indicating the completion of the erasure , and the first and second data are stored in the data circuit. When at least one of the data is insufficiently erased , the data circuit holds data indicating re-execution of erasure , wherein the data circuit holds data indicating re-execution of erasure .
  2. 2. A memory cell constituting the first memory cell group and a memory cell constituting the second memory cell group share a word line with each other. Nonvolatile semiconductor memory device.
  3. A plurality of the data circuits are provided in the word line direction, and a collective detection circuit is provided to collectively detect that all the memory cells selected for these data circuits are sufficiently erased. 2. The non-volatile semiconductor memory device according to claim 1, wherein:
  4. A memory cell array including a predetermined number of electrically rewritable memory cells and having first and second memory cell groups selected at the time of erasing ;
    A first bit line connected to the first memory cell group and a node connected to a second bit line connected to the second memory cell group;
    At the time of erase verify read , the first data read from the first memory cell group is held in a data circuit, and then the first data and the second data read from the second memory cell group are stored in the data circuit. A non-volatile semiconductor storage device, wherein the potential of the node is set based on the setting.
  5. 5. A memory cell constituting the first memory cell group and a memory cell constituting the second memory cell group share a word line with each other. Nonvolatile semiconductor memory device.
  6. A memory cell array including a predetermined number of electrically rewritable memory cells and having first and second memory cell groups selected at the time of erasing ;
    A bit line connected to the first and second memory cell groups;
    A node connected to the bit line,
    At the time of erase verify read , the first data read from the first memory cell group is held in a data circuit, and then the first data and the second data read from the second memory cell group are stored in the data circuit. A non-volatile semiconductor storage device, wherein the potential of the node is set based on the setting.
  7. 7. The memory cell constituting the first memory cell group and the memory cells constituting the second memory cell group are connected to different word lines. 10. The nonvolatile semiconductor memory device according to claim 1.
  8. A memory cell array comprising a plurality of electrically rewritable memory cells and having a plurality of memory cell groups simultaneously selected at the time of erasing ;
    A node connected to a bit line connected to the plurality of memory cell groups,
    When the plurality of the memory cell groups after erasing substantially simultaneously verify read to check erase it was sufficiently,
    Performing a verify read of the first memory cell group, holding the first data read to the node in a data circuit,
    When verify-reading of the second memory cell group is performed, if at least one of the first data and the second data read from the second memory cell group is insufficiently erased , the node the insufficiently erased level, the first when the data and the second data is erased enough together, the nonvolatile semiconductor memory device and adjusting the erase sufficient level the node.
  9. A memory cell array comprising a plurality of electrically rewritable memory cells and having a plurality of memory cell groups simultaneously selected at the time of erasing ;
    A node connected to a bit line connected to the plurality of memory cell groups,
    When the plurality of the memory cell groups after erasing substantially simultaneously verify read to check erase it was sufficiently,
    Performing a verify read of the first memory cell group, holding the first data read to the node in a data circuit,
    When verify-reading of the second memory cell group is performed, if at least one of the first data and the second data read from the second memory cell group is insufficiently erased , the node Is adjusted to an insufficiently erased level, and when the first data and the second data are both sufficiently erased , the node is adjusted to a sufficient erased level ;
    (Is m, 2 to n a natural number) first m when performing a verify read of the memory cell groups of the first data, second data, ..., at least one of insufficient erasure of the data of the m in the case of, the insufficiently erased level the node, the first data, the second data, ..., when the data of the first m are all erased sufficiently, sufficiently erased level the node Adjust to
    When at least one of the first data, the second data,..., And the n-th data is insufficiently erased during the verify read of the n-th memory cell group, the node is insufficiently erased. level, the first data, the second data, ..., the first when n the data are all erased sufficiently nonvolatile semiconductor and adjusting the erase sufficient level the node Storage device.
  10. 10. The nonvolatile semiconductor memory device according to claim 8, wherein the memory cells constituting the plurality of memory cell groups are connected to different word lines.
  11. A memory cell array including a predetermined number of electrically rewritable memory cells and having first and second memory cell groups selected at the time of erasing ;
    A node connected to a first bit line connected to the first memory cell group and a second bit line connected to the second memory cell group;
    Data having a first latch circuit for holding information read from the first memory cell group and a second latch circuit for holding information read from the second memory cell group during erase verify read And a circuit.
  12. 12. The memory cell constituting the first memory cell group and the memory cell constituting the second memory cell group share a word line with each other. Nonvolatile semiconductor memory device.
  13. A plurality of the data circuits are provided in the word line direction, and a collective detection circuit is provided to collectively detect that all the memory cells selected for these data circuits are sufficiently erased. The nonvolatile semiconductor memory device according to claim 11, wherein
  14. A memory cell array including a predetermined number of electrically rewritable memory cells and having first and second memory cell groups selected at the time of erasing ;
    A bit line connected to the first and second memory cell groups;
    A node connected to the bit line;
    Data having a first latch circuit for holding information read from the first memory cell group and a second latch circuit for holding information read from the second memory cell group during erase verify read And a circuit.
  15. 15. The memory cell constituting the first memory cell group and the memory cells constituting the second memory cell group are connected to different word lines. 10. The nonvolatile semiconductor memory device according to claim 1.
  16. A plurality of the data circuits are provided in the word line direction, and a collective detection circuit is provided to collectively detect that all the memory cells selected for these data circuits are sufficiently erased. The nonvolatile semiconductor memory device according to claim 14, wherein:
  17. A memory cell array comprising a plurality of electrically rewritable memory cells and having a plurality of memory cell groups simultaneously selected at the time of erasing ;
    A node connected to a bit line connected to each memory cell group;
    .., M (m is a natural number) of the plurality of memory cell groups at the time of erase verify read , m latch circuits each holding information read from the memory cell groups. And a data circuit having the same.
  18. 18. The non-volatile semiconductor memory device according to claim 17, wherein the memory cells constituting each memory cell group share a word line with each other.
  19. A plurality of the data circuits are provided in the word line direction, and a collective detection circuit is provided to collectively detect that all the memory cells selected for these data circuits are sufficiently erased. 18. The non-volatile semiconductor storage device according to claim 17, wherein:
  20. A memory cell array comprising a plurality of electrically rewritable memory cells and having a plurality of memory cell groups simultaneously selected at the time of erasing ;
    A bit line connected to the plurality of memory cell groups;
    A node connected to the bit line;
    .., M (m is a natural number) of the plurality of memory cell groups at the time of erase verify read , m latch circuits each holding information read from the memory cell groups. And a data circuit having the same.
  21. 21. The nonvolatile semiconductor memory device according to claim 20, wherein the memory cells forming each memory cell group are connected to different word lines.
  22. A plurality of the data circuits are provided in the word line direction, and a collective detection circuit is provided to collectively detect that all the memory cells selected for these data circuits are sufficiently erased. 21. The non-volatile semiconductor storage device according to claim 20, wherein:
JP11277697A 1997-04-30 1997-04-30 Nonvolatile semiconductor memory device Expired - Lifetime JP3592887B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11277697A JP3592887B2 (en) 1997-04-30 1997-04-30 Nonvolatile semiconductor memory device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP11277697A JP3592887B2 (en) 1997-04-30 1997-04-30 Nonvolatile semiconductor memory device
KR1019980015335A KR100313687B1 (en) 1997-04-30 1998-04-29 Non-volatile semiconductor memory
US09/069,854 US6055188A (en) 1997-04-30 1998-04-30 Nonvolatile semiconductor memory device having a data circuit for erasing and writing operations
US09/511,915 US6301153B1 (en) 1997-04-30 2000-02-23 Nonvolatile semiconductor memory device

Publications (2)

Publication Number Publication Date
JPH10302489A JPH10302489A (en) 1998-11-13
JP3592887B2 true JP3592887B2 (en) 2004-11-24

Family

ID=14595224

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11277697A Expired - Lifetime JP3592887B2 (en) 1997-04-30 1997-04-30 Nonvolatile semiconductor memory device

Country Status (2)

Country Link
US (2) US6055188A (en)
JP (1) JP3592887B2 (en)

Families Citing this family (169)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5845313A (en) 1995-07-31 1998-12-01 Lexar Direct logical block addressing flash memory mass storage architecture
US6978342B1 (en) 1995-07-31 2005-12-20 Lexar Media, Inc. Moving sectors within a block of information in a flash memory mass storage architecture
US6728851B1 (en) 1995-07-31 2004-04-27 Lexar Media, Inc. Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices
US8171203B2 (en) * 1995-07-31 2012-05-01 Micron Technology, Inc. Faster write operations to nonvolatile memory using FSInfo sector manipulation
US7167944B1 (en) 2000-07-21 2007-01-23 Lexar Media, Inc. Block management for mass storage
JP3999900B2 (en) 1998-09-10 2007-10-31 株式会社東芝 Nonvolatile semiconductor memory
JP3905990B2 (en) 1998-12-25 2007-04-18 株式会社東芝 Storage device and storage method thereof
DE19911794B4 (en) * 1999-03-17 2005-10-06 Robert Bosch Gmbh Method and device for securing changes in the memory contents of control units
JP4023953B2 (en) 1999-06-22 2007-12-19 株式会社ルネサステクノロジ Nonvolatile semiconductor memory device
JP3888808B2 (en) * 1999-08-16 2007-03-07 富士通株式会社 NAND nonvolatile memory
JP4290288B2 (en) * 1999-08-31 2009-07-01 Okiセミコンダクタ株式会社 Nonvolatile semiconductor memory device
DE10043397B4 (en) * 1999-09-06 2007-02-08 Samsung Electronics Co., Ltd., Suwon Flash memory device with programming state detection circuit and the method therefor
JP3484380B2 (en) * 1999-09-22 2004-01-06 沖電気工業株式会社 Read only memory
US6181605B1 (en) * 1999-10-06 2001-01-30 Advanced Micro Devices, Inc. Global erase/program verification apparatus and method
US6175523B1 (en) * 1999-10-25 2001-01-16 Advanced Micro Devices, Inc Precharging mechanism and method for NAND-based flash memory devices
US6377488B1 (en) * 2000-05-26 2002-04-23 Advanced Micro Devices, Inc. Fast-erase memory devices and method for reducing erasing time in a memory device
US6493261B1 (en) * 2001-01-31 2002-12-10 Advanced Micro Devices, Inc. Single bit array edges
US6480419B2 (en) * 2001-02-22 2002-11-12 Samsung Electronics Co., Ltd. Bit line setup and discharge circuit for programming non-volatile memory
US6307784B1 (en) * 2001-02-28 2001-10-23 Advanced Micro Devices Negative gate erase
US6628563B1 (en) 2001-07-09 2003-09-30 Aplus Flash Technology, Inc. Flash memory array for multiple simultaneous operations
GB0123417D0 (en) * 2001-09-28 2001-11-21 Memquest Ltd Improved data processing
GB0123415D0 (en) 2001-09-28 2001-11-21 Memquest Ltd Method of writing data to non-volatile memory
GB0123421D0 (en) * 2001-09-28 2001-11-21 Memquest Ltd Power management system
GB0123410D0 (en) * 2001-09-28 2001-11-21 Memquest Ltd Memory system for data storage and retrieval
GB0123416D0 (en) * 2001-09-28 2001-11-21 Memquest Ltd Non-volatile memory control
US7231643B1 (en) 2002-02-22 2007-06-12 Lexar Media, Inc. Image rescue system including direct communication between an application program and a device driver
US6987693B2 (en) * 2002-09-24 2006-01-17 Sandisk Corporation Non-volatile memory and method with reduced neighboring field errors
AU2003272596A1 (en) * 2002-09-24 2004-04-19 Sandisk Corporation Non-volatile memory and its sensing method
US7196931B2 (en) * 2002-09-24 2007-03-27 Sandisk Corporation Non-volatile memory and method with reduced source line bias errors
US7324393B2 (en) * 2002-09-24 2008-01-29 Sandisk Corporation Method for compensated sensing in non-volatile memory
US7443757B2 (en) 2002-09-24 2008-10-28 Sandisk Corporation Non-volatile memory and method with reduced bit line crosstalk errors
US7327619B2 (en) * 2002-09-24 2008-02-05 Sandisk Corporation Reference sense amplifier for non-volatile memory
US7046568B2 (en) * 2002-09-24 2006-05-16 Sandisk Corporation Memory sensing circuit and method for low voltage operation
US6829174B2 (en) * 2003-01-30 2004-12-07 Macronix International Co., Ltd. Method of narrowing threshold voltage distribution
US6956770B2 (en) * 2003-09-17 2005-10-18 Sandisk Corporation Non-volatile memory and method with bit line compensation dependent on neighboring operating modes
US7064980B2 (en) * 2003-09-17 2006-06-20 Sandisk Corporation Non-volatile memory and method with bit line coupled compensation
EP1733555A4 (en) * 2004-02-23 2009-09-30 Lexar Media Inc Secure compact flash
JP4427361B2 (en) * 2004-03-16 2010-03-03 株式会社東芝 Nonvolatile semiconductor memory
JP2005267821A (en) * 2004-03-22 2005-09-29 Toshiba Corp Nonvolatile semiconductor memory
US7725628B1 (en) 2004-04-20 2010-05-25 Lexar Media, Inc. Direct secondary device interface by a host
US7370166B1 (en) 2004-04-30 2008-05-06 Lexar Media, Inc. Secure portable storage device
US7349266B2 (en) * 2004-06-10 2008-03-25 Freescale Semiconductor, Inc. Memory device with a data hold latch
US7464306B1 (en) * 2004-08-27 2008-12-09 Lexar Media, Inc. Status of overall health of nonvolatile memory
US7594063B1 (en) * 2004-08-27 2009-09-22 Lexar Media, Inc. Storage capacity status
JP4786171B2 (en) 2004-12-10 2011-10-05 株式会社東芝 Semiconductor memory device
KR100705222B1 (en) 2004-12-20 2007-04-06 주식회사 하이닉스반도체 Non-volatile memory device and method for verifying successful erasing thereof
JP4606869B2 (en) * 2004-12-24 2011-01-05 ルネサスエレクトロニクス株式会社 Semiconductor device
JP4832004B2 (en) * 2005-06-09 2011-12-07 パナソニック株式会社 semiconductor memory device
KR100634458B1 (en) * 2005-07-04 2006-10-09 삼성전자주식회사 Flash memory device capable of performing multi-bit and single-bit program operations with a single page buffer structure
KR100666185B1 (en) * 2005-07-29 2007-01-09 삼성전자주식회사 Nonvolatile semiconductor memory device having three-level memory cells and operating method therefor
KR100763114B1 (en) * 2006-05-10 2007-10-04 주식회사 하이닉스반도체 Method of verifying a flash memory device
JP2008047219A (en) * 2006-08-16 2008-02-28 Toshiba Corp Nand-type flash memory
US7385851B1 (en) * 2006-12-22 2008-06-10 Spansion Llc Repetitive erase verify technique for flash memory devices
US7414891B2 (en) 2007-01-04 2008-08-19 Atmel Corporation Erase verify method for NAND-type flash memories
US7577029B2 (en) * 2007-05-04 2009-08-18 Mosaid Technologies Incorporated Multi-level cell access buffer with dual function
KR100954946B1 (en) * 2008-05-20 2010-04-27 주식회사 하이닉스반도체 Method of erasing a non volatile memory device
KR101652785B1 (en) * 2010-12-07 2016-09-01 삼성전자주식회사 Semiconductor device and method of sensing data of the semiconductor device
US9158667B2 (en) 2013-03-04 2015-10-13 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US8964496B2 (en) 2013-07-26 2015-02-24 Micron Technology, Inc. Apparatuses and methods for performing compare operations using sensing circuitry
US8971124B1 (en) 2013-08-08 2015-03-03 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9153305B2 (en) 2013-08-30 2015-10-06 Micron Technology, Inc. Independently addressable memory array address spaces
US9019785B2 (en) 2013-09-19 2015-04-28 Micron Technology, Inc. Data shifting via a number of isolation devices
US9449675B2 (en) 2013-10-31 2016-09-20 Micron Technology, Inc. Apparatuses and methods for identifying an extremum value stored in an array of memory cells
US9430191B2 (en) 2013-11-08 2016-08-30 Micron Technology, Inc. Division operations for memory
US9934856B2 (en) 2014-03-31 2018-04-03 Micron Technology, Inc. Apparatuses and methods for comparing data patterns in memory
US9711206B2 (en) 2014-06-05 2017-07-18 Micron Technology, Inc. Performing logical operations using sensing circuitry
US9496023B2 (en) 2014-06-05 2016-11-15 Micron Technology, Inc. Comparison operations on logical representations of values in memory
US9779019B2 (en) 2014-06-05 2017-10-03 Micron Technology, Inc. Data storage layout
US9455020B2 (en) 2014-06-05 2016-09-27 Micron Technology, Inc. Apparatuses and methods for performing an exclusive or operation using sensing circuitry
US9704540B2 (en) 2014-06-05 2017-07-11 Micron Technology, Inc. Apparatuses and methods for parity determination using sensing circuitry
US9910787B2 (en) 2014-06-05 2018-03-06 Micron Technology, Inc. Virtual address table
US9830999B2 (en) 2014-06-05 2017-11-28 Micron Technology, Inc. Comparison operations in memory
US9449674B2 (en) 2014-06-05 2016-09-20 Micron Technology, Inc. Performing logical operations using sensing circuitry
US10074407B2 (en) 2014-06-05 2018-09-11 Micron Technology, Inc. Apparatuses and methods for performing invert operations using sensing circuitry
US9711207B2 (en) 2014-06-05 2017-07-18 Micron Technology, Inc. Performing logical operations using sensing circuitry
US9786335B2 (en) 2014-06-05 2017-10-10 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9904515B2 (en) 2014-09-03 2018-02-27 Micron Technology, Inc. Multiplication operations in memory
US10068652B2 (en) 2014-09-03 2018-09-04 Micron Technology, Inc. Apparatuses and methods for determining population count
US9740607B2 (en) 2014-09-03 2017-08-22 Micron Technology, Inc. Swap operations in memory
US9589602B2 (en) 2014-09-03 2017-03-07 Micron Technology, Inc. Comparison operations in memory
US9898252B2 (en) 2014-09-03 2018-02-20 Micron Technology, Inc. Multiplication operations in memory
US9747961B2 (en) 2014-09-03 2017-08-29 Micron Technology, Inc. Division operations in memory
US9847110B2 (en) 2014-09-03 2017-12-19 Micron Technology, Inc. Apparatuses and methods for storing a data value in multiple columns of an array corresponding to digits of a vector
US9836218B2 (en) 2014-10-03 2017-12-05 Micron Technology, Inc. Computing reduction and prefix sum operations in memory
US9940026B2 (en) 2014-10-03 2018-04-10 Micron Technology, Inc. Multidimensional contiguous memory allocation
US10163467B2 (en) 2014-10-16 2018-12-25 Micron Technology, Inc. Multiple endianness compatibility
US10147480B2 (en) 2014-10-24 2018-12-04 Micron Technology, Inc. Sort operation in memory
US9779784B2 (en) 2014-10-29 2017-10-03 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US10073635B2 (en) 2014-12-01 2018-09-11 Micron Technology, Inc. Multiple endianness compatibility
US9747960B2 (en) 2014-12-01 2017-08-29 Micron Technology, Inc. Apparatuses and methods for converting a mask to an index
US10032493B2 (en) 2015-01-07 2018-07-24 Micron Technology, Inc. Longest element length determination in memory
US10061590B2 (en) 2015-01-07 2018-08-28 Micron Technology, Inc. Generating and executing a control flow
US9583163B2 (en) 2015-02-03 2017-02-28 Micron Technology, Inc. Loop structure for operations in memory
WO2016126478A1 (en) 2015-02-06 2016-08-11 Micron Technology, Inc. Apparatuses and methods for memory device as a store for program instructions
CN107408405A (en) 2015-02-06 2017-11-28 美光科技公司 For being written in parallel to the device and method of multiple memory means locations
US9741399B2 (en) 2015-03-11 2017-08-22 Micron Technology, Inc. Data shift by elements of a vector in memory
US9898253B2 (en) 2015-03-11 2018-02-20 Micron Technology, Inc. Division operations on variable length elements in memory
WO2016144726A1 (en) 2015-03-12 2016-09-15 Micron Technology, Inc. Apparatuses and methods for data movement
US10146537B2 (en) 2015-03-13 2018-12-04 Micron Technology, Inc. Vector population count determination in memory
US10049054B2 (en) 2015-04-01 2018-08-14 Micron Technology, Inc. Virtual register file
US10140104B2 (en) 2015-04-14 2018-11-27 Micron Technology, Inc. Target architecture determination
US9959923B2 (en) 2015-04-16 2018-05-01 Micron Technology, Inc. Apparatuses and methods to reverse data stored in memory
US10073786B2 (en) 2015-05-28 2018-09-11 Micron Technology, Inc. Apparatuses and methods for compute enabled cache
US9704541B2 (en) 2015-06-12 2017-07-11 Micron Technology, Inc. Simulating access lines
US9921777B2 (en) 2015-06-22 2018-03-20 Micron Technology, Inc. Apparatuses and methods for data transfer from sensing circuitry to a controller
US9996479B2 (en) 2015-08-17 2018-06-12 Micron Technology, Inc. Encryption of executables in computational memory
US9905276B2 (en) 2015-12-21 2018-02-27 Micron Technology, Inc. Control of sensing components in association with performing operations
US9952925B2 (en) 2016-01-06 2018-04-24 Micron Technology, Inc. Error code calculation on sensing circuitry
KR20170084942A (en) 2016-01-13 2017-07-21 삼성전자주식회사 Detection of erase fail wordline in non-volatile memory device
US10048888B2 (en) 2016-02-10 2018-08-14 Micron Technology, Inc. Apparatuses and methods for partitioned parallel data movement
US9892767B2 (en) 2016-02-12 2018-02-13 Micron Technology, Inc. Data gathering in memory
US9971541B2 (en) 2016-02-17 2018-05-15 Micron Technology, Inc. Apparatuses and methods for data movement
US9899070B2 (en) 2016-02-19 2018-02-20 Micron Technology, Inc. Modified decode for corner turn
US9697876B1 (en) 2016-03-01 2017-07-04 Micron Technology, Inc. Vertical bit vector shift in memory
US9997232B2 (en) 2016-03-10 2018-06-12 Micron Technology, Inc. Processing in memory (PIM) capable memory device having sensing circuitry performing logic operations
US10262721B2 (en) 2016-03-10 2019-04-16 Micron Technology, Inc. Apparatuses and methods for cache invalidate
US10379772B2 (en) 2016-03-16 2019-08-13 Micron Technology, Inc. Apparatuses and methods for operations using compressed and decompressed data
US9910637B2 (en) 2016-03-17 2018-03-06 Micron Technology, Inc. Signed division in memory
US10120740B2 (en) 2016-03-22 2018-11-06 Micron Technology, Inc. Apparatus and methods for debugging on a memory device
US10388393B2 (en) 2016-03-22 2019-08-20 Micron Technology, Inc. Apparatus and methods for debugging on a host and memory device
US10474581B2 (en) 2016-03-25 2019-11-12 Micron Technology, Inc. Apparatuses and methods for cache operations
US10074416B2 (en) 2016-03-28 2018-09-11 Micron Technology, Inc. Apparatuses and methods for data movement
US10430244B2 (en) 2016-03-28 2019-10-01 Micron Technology, Inc. Apparatuses and methods to determine timing of operations
US10453502B2 (en) 2016-04-04 2019-10-22 Micron Technology, Inc. Memory bank power coordination including concurrently performing a memory operation in a selected number of memory regions
US9818459B2 (en) 2016-04-19 2017-11-14 Micron Technology, Inc. Invert operations using sensing circuitry
US10153008B2 (en) 2016-04-20 2018-12-11 Micron Technology, Inc. Apparatuses and methods for performing corner turn operations using sensing circuitry
US9659605B1 (en) 2016-04-20 2017-05-23 Micron Technology, Inc. Apparatuses and methods for performing corner turn operations using sensing circuitry
US10042608B2 (en) 2016-05-11 2018-08-07 Micron Technology, Inc. Signed division in memory
US9659610B1 (en) 2016-05-18 2017-05-23 Micron Technology, Inc. Apparatuses and methods for shifting data
US10049707B2 (en) 2016-06-03 2018-08-14 Micron Technology, Inc. Shifting data
US10387046B2 (en) 2016-06-22 2019-08-20 Micron Technology, Inc. Bank to bank data transfer
US10037785B2 (en) 2016-07-08 2018-07-31 Micron Technology, Inc. Scan chain operation in sensing circuitry
US10388360B2 (en) 2016-07-19 2019-08-20 Micron Technology, Inc. Utilization of data stored in an edge section of an array
US10387299B2 (en) 2016-07-20 2019-08-20 Micron Technology, Inc. Apparatuses and methods for transferring data
US9972367B2 (en) 2016-07-21 2018-05-15 Micron Technology, Inc. Shifting data in sensing circuitry
US9767864B1 (en) 2016-07-21 2017-09-19 Micron Technology, Inc. Apparatuses and methods for storing a data value in a sensing circuitry element
US10303632B2 (en) 2016-07-26 2019-05-28 Micron Technology, Inc. Accessing status information
US10468087B2 (en) 2016-07-28 2019-11-05 Micron Technology, Inc. Apparatuses and methods for operations in a self-refresh state
US9990181B2 (en) 2016-08-03 2018-06-05 Micron Technology, Inc. Apparatuses and methods for random number generation
US10466928B2 (en) 2016-09-15 2019-11-05 Micron Technology, Inc. Updating a register in memory
US10387058B2 (en) 2016-09-29 2019-08-20 Micron Technology, Inc. Apparatuses and methods to change data category values
US10014034B2 (en) 2016-10-06 2018-07-03 Micron Technology, Inc. Shifting data in sensing circuitry
US9805772B1 (en) 2016-10-20 2017-10-31 Micron Technology, Inc. Apparatuses and methods to selectively perform logical operations
US10373666B2 (en) 2016-11-08 2019-08-06 Micron Technology, Inc. Apparatuses and methods for compute components formed over an array of memory cells
US10423353B2 (en) 2016-11-11 2019-09-24 Micron Technology, Inc. Apparatuses and methods for memory alignment
US9761300B1 (en) 2016-11-22 2017-09-12 Micron Technology, Inc. Data shift apparatuses and methods
US10402340B2 (en) 2017-02-21 2019-09-03 Micron Technology, Inc. Memory array page table walk
US10403352B2 (en) 2017-02-22 2019-09-03 Micron Technology, Inc. Apparatuses and methods for compute in data path
US10268389B2 (en) 2017-02-22 2019-04-23 Micron Technology, Inc. Apparatuses and methods for in-memory operations
US10185674B2 (en) 2017-03-22 2019-01-22 Micron Technology, Inc. Apparatus and methods for in data path compute operations
JP2018160303A (en) * 2017-03-23 2018-10-11 東芝メモリ株式会社 Semiconductor storage device
US10049721B1 (en) 2017-03-27 2018-08-14 Micron Technology, Inc. Apparatuses and methods for in-memory operations
US10043570B1 (en) 2017-04-17 2018-08-07 Micron Technology, Inc. Signed element compare in memory
US10147467B2 (en) 2017-04-17 2018-12-04 Micron Technology, Inc. Element value comparison in memory
US9997212B1 (en) 2017-04-24 2018-06-12 Micron Technology, Inc. Accessing data in memory
US10236038B2 (en) 2017-05-15 2019-03-19 Micron Technology, Inc. Bank to bank data transfer
US10068664B1 (en) 2017-05-19 2018-09-04 Micron Technology, Inc. Column repair in memory
US10013197B1 (en) 2017-06-01 2018-07-03 Micron Technology, Inc. Shift skip
US10262701B2 (en) 2017-06-07 2019-04-16 Micron Technology, Inc. Data transfer between subarrays in memory
US10152271B1 (en) 2017-06-07 2018-12-11 Micron Technology, Inc. Data replication
US10318168B2 (en) 2017-06-19 2019-06-11 Micron Technology, Inc. Apparatuses and methods for simultaneous in data path compute operations
US10162005B1 (en) 2017-08-09 2018-12-25 Micron Technology, Inc. Scan chain operations
US10416927B2 (en) 2017-08-31 2019-09-17 Micron Technology, Inc. Processing in memory
US10346092B2 (en) 2017-08-31 2019-07-09 Micron Technology, Inc. Apparatuses and methods for in-memory operations using timing circuitry
US10409739B2 (en) 2017-10-24 2019-09-10 Micron Technology, Inc. Command selection policy
US10332586B1 (en) 2017-12-19 2019-06-25 Micron Technology, Inc. Apparatuses and methods for subrow addressing
US10437557B2 (en) 2018-01-31 2019-10-08 Micron Technology, Inc. Determination of a match between data values stored by several arrays
US10440341B1 (en) 2018-06-07 2019-10-08 Micron Technology, Inc. Image processor formed in an array of memory cells
US10483978B1 (en) 2018-10-16 2019-11-19 Micron Technology, Inc. Memory device processing

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2632104B2 (en) 1991-11-07 1997-07-23 三菱電機株式会社 Nonvolatile semiconductor memory device
KR0169267B1 (en) * 1993-09-21 1999-02-01 사토 후미오 Nonvolatile semiconductor memory device
JP3476952B2 (en) * 1994-03-15 2003-12-10 株式会社東芝 Nonvolatile semiconductor memory device
KR970005644B1 (en) * 1994-09-03 1997-04-18 김광호 Multi-block erase and verify device and method of non-volatile semiconductor memory device

Also Published As

Publication number Publication date
US6055188A (en) 2000-04-25
KR19980081833A (en) 1998-11-25
US6301153B1 (en) 2001-10-09
JPH10302489A (en) 1998-11-13

Similar Documents

Publication Publication Date Title
DE69936028T2 (en) Non-volatile semiconductor memory
US7245528B2 (en) Semiconductor memory device which stores plural data in a cell
KR100518288B1 (en) Semiconductor integrated circuit
CN1444231B (en) Method and device for reducing interference of programming of non-volatile memory and reading
US6266270B1 (en) Non-volatile semiconductor memory and programming method of the same
JP3930074B2 (en) Semiconductor integrated circuit and data processing system
US7710773B2 (en) Nonvolatile memory devices that support virtual page storage using odd-state memory cells
US5357462A (en) Electrically erasable and programmable non-volatile semiconductor memory with automatic write-verify controller
US7298648B2 (en) Page buffer and multi-state nonvolatile memory device including the same
US6046940A (en) Nonvolatile semiconductor memory device
US5511022A (en) Depletion mode NAND string electrically erasable programmable semiconductor memory device and method for erasing and programming thereof
US6262926B1 (en) Nonvolatile semiconductor memory device
US5946231A (en) Non-volatile semiconductor memory device
JP3557078B2 (en) Nonvolatile semiconductor memory device
US6385085B2 (en) Nonvolatile semiconductor memory and read method
KR100502129B1 (en) Non-volatile semiconductor memory
US6490201B2 (en) Non-volatile memory and method of non-volatile memory programming
US6373748B2 (en) Nonvolatile semiconductor memory
KR100715412B1 (en) Nonv0latile semiconductor memory
JP3784163B2 (en) Nonvolatile semiconductor memory device
JP3512833B2 (en) Nonvolatile semiconductor memory device
US6654290B2 (en) Flash memory device with cell current measuring scheme using write driver
JP4157269B2 (en) Semiconductor memory device
KR100470572B1 (en) Semiconductor memory device and the method of operation thereof
JP4663522B2 (en) Combined non-volatile memory using alignment technology with byte, page, block write and simultaneous read / write capabilities

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040415

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040525

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040726

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040824

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040826

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20070903

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080903

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080903

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090903

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090903

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100903

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110903

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110903

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120903

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120903

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130903

Year of fee payment: 9

EXPY Cancellation because of completion of term