JP3587095B2 - 情報処理装置 - Google Patents

情報処理装置 Download PDF

Info

Publication number
JP3587095B2
JP3587095B2 JP23838499A JP23838499A JP3587095B2 JP 3587095 B2 JP3587095 B2 JP 3587095B2 JP 23838499 A JP23838499 A JP 23838499A JP 23838499 A JP23838499 A JP 23838499A JP 3587095 B2 JP3587095 B2 JP 3587095B2
Authority
JP
Japan
Prior art keywords
processing
circuit
information
programmable logic
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP23838499A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001068993A5 (enExample
JP2001068993A (ja
Inventor
嘉秀 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujifilm Business Innovation Corp
Original Assignee
Fuji Xerox Co Ltd
Fujifilm Business Innovation Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Xerox Co Ltd, Fujifilm Business Innovation Corp filed Critical Fuji Xerox Co Ltd
Priority to JP23838499A priority Critical patent/JP3587095B2/ja
Publication of JP2001068993A publication Critical patent/JP2001068993A/ja
Publication of JP2001068993A5 publication Critical patent/JP2001068993A5/ja
Application granted granted Critical
Publication of JP3587095B2 publication Critical patent/JP3587095B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Microcomputers (AREA)
  • Stored Programmes (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
JP23838499A 1999-08-25 1999-08-25 情報処理装置 Expired - Fee Related JP3587095B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23838499A JP3587095B2 (ja) 1999-08-25 1999-08-25 情報処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23838499A JP3587095B2 (ja) 1999-08-25 1999-08-25 情報処理装置

Publications (3)

Publication Number Publication Date
JP2001068993A JP2001068993A (ja) 2001-03-16
JP2001068993A5 JP2001068993A5 (enExample) 2004-10-28
JP3587095B2 true JP3587095B2 (ja) 2004-11-10

Family

ID=17029401

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23838499A Expired - Fee Related JP3587095B2 (ja) 1999-08-25 1999-08-25 情報処理装置

Country Status (1)

Country Link
JP (1) JP3587095B2 (enExample)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6434687B1 (en) * 1997-12-17 2002-08-13 Src Computers, Inc. System and method for accelerating web site access and processing utilizing a computer system incorporating reconfigurable processors operating under a single operating system image
JP3561506B2 (ja) * 2001-05-10 2004-09-02 東京エレクトロンデバイス株式会社 演算システム
DE10139610A1 (de) 2001-08-11 2003-03-06 Daimler Chrysler Ag Universelle Rechnerarchitektur
FR2838208B1 (fr) * 2002-04-03 2005-03-11 Centre Nat Rech Scient Architecture de calcul logique comprenant plusieurs modes de configuration
TWI240888B (en) * 2003-03-31 2005-10-01 Fujitsu Ltd Semiconductor device for a multi-functional semiconductor integrated circuit
CN100412801C (zh) * 2003-09-30 2008-08-20 三洋电机株式会社 备有可重构电路的处理装置、集成电路装置
US20070038971A1 (en) * 2003-09-30 2007-02-15 Tatsuo Hiramatsu Processing device with reconfigurable circuit, integrated circuit device and processing method using these devices
JP2005122514A (ja) * 2003-10-17 2005-05-12 Rikogaku Shinkokai プログラム共通制御のソフトウェア及びハードウェアで成る装置
JP3838367B2 (ja) * 2003-12-26 2006-10-25 東京エレクトロン株式会社 プログラマブル論理回路制御装置、プログラマブル論理回路制御方法及びプログラム
KR100840030B1 (ko) 2004-02-12 2008-06-19 마쓰시타 일렉트릭 인더스트리얼 코우.,엘티디. 프로그래머블 논리 회로
EP1780644A4 (en) 2004-07-30 2007-11-21 Fujitsu Ltd CONVERTIBLE CIRCUIT AND CONTROL PROCEDURE OF A CONVERTIBLE CIRCUIT
US7941794B2 (en) 2004-08-30 2011-05-10 Sanyo Electric Co., Ltd. Data flow graph processing method and processing apparatus provided with reconfigurable circuit
JP3810419B2 (ja) * 2004-12-07 2006-08-16 松下電器産業株式会社 再構成可能な信号処理プロセッサ
JP2006260411A (ja) * 2005-03-18 2006-09-28 Japan Radio Co Ltd 信号処理装置およびそれを利用した通信機器
JP5175517B2 (ja) * 2005-04-12 2013-04-03 パナソニック株式会社 プロセッサ
US20090158293A1 (en) * 2005-09-05 2009-06-18 Nec Corporation Information processing apparatus
JP4720436B2 (ja) * 2005-11-01 2011-07-13 株式会社日立製作所 リコンフィギュラブルプロセッサまたは装置
JP2007133456A (ja) * 2005-11-08 2007-05-31 Hitachi Ltd 半導体装置
JP5096923B2 (ja) * 2005-11-25 2012-12-12 パナソニック株式会社 動的再構成論理回路を有するマルチスレッドプロセッサ
JP2007279984A (ja) * 2006-04-05 2007-10-25 Fuji Xerox Co Ltd データ処理装置およびプログラム
JP4997821B2 (ja) * 2006-05-10 2012-08-08 富士ゼロックス株式会社 データ処理装置及びそのプログラム
JP4853185B2 (ja) * 2006-08-29 2012-01-11 富士ゼロックス株式会社 情報処理システム
JPWO2008026273A1 (ja) * 2006-08-31 2010-01-14 富士通株式会社 Ｄｍａコントローラ
JP5045036B2 (ja) * 2006-09-05 2012-10-10 富士ゼロックス株式会社 データ処理装置
KR100886730B1 (ko) * 2006-11-02 2009-03-04 후지쯔 가부시끼가이샤 재구성 가능 회로 및 재구성 가능 회로의 제어 방법
DE102007022970A1 (de) * 2007-05-16 2008-11-20 Rohde & Schwarz Gmbh & Co. Kg Verfahren und Vorrichtung zur dynamischen Rekonfiguration eines Funkkommunikationssystems
US20100223596A1 (en) * 2007-10-03 2010-09-02 Takeshi Inuo Data processing device and method
JP5175524B2 (ja) * 2007-11-13 2013-04-03 株式会社日立製作所 コンパイラ
JP5277615B2 (ja) * 2007-11-22 2013-08-28 富士ゼロックス株式会社 データ処理装置及びデータ処理プログラム
JP2009187478A (ja) * 2008-02-08 2009-08-20 Sanyo Electric Co Ltd 情報処理装置、情報処理方法およびプロセッサ
JP5355152B2 (ja) * 2009-03-10 2013-11-27 三菱電機株式会社 動的再構成装置
JP5438358B2 (ja) * 2009-04-13 2014-03-12 キヤノン株式会社 データ処理装置及びその制御方法
US8612789B2 (en) * 2011-01-13 2013-12-17 Xilinx, Inc. Power management within an integrated circuit
JP5994679B2 (ja) 2013-02-26 2016-09-21 株式会社ソシオネクスト 処理装置、及び処理装置の制御方法
JP6642257B2 (ja) * 2016-05-11 2020-02-05 富士通株式会社 情報処理装置、情報処理装置の制御方法および情報処理装置の制御プログラム
JP6824806B2 (ja) * 2017-04-10 2021-02-03 東芝デベロップメントエンジニアリング株式会社 管理装置

Also Published As

Publication number Publication date
JP2001068993A (ja) 2001-03-16

Similar Documents

Publication Publication Date Title
JP3587095B2 (ja) 情報処理装置
JP7381429B2 (ja) ストレージ周辺の階層的ソート加速のためのストレージシステム及び方法
Baumgarte et al. PACT XPP—A self-reconfigurable data processing architecture
US6278289B1 (en) Content-addressable memory implemented using programmable logic
JP4500772B2 (ja) 集積回路のプログラマブル論理の再構成
US6326806B1 (en) FPGA-based communications access point and system for reconfiguration
JP3801214B2 (ja) 再構成可能な演算システム
JP3921367B2 (ja) データ処理装置および方法、コンピュータプログラム、情報記憶媒体、並列演算装置、データ処理システム
US7178130B2 (en) Digital processing architecture using compiled dataflow definition
US10031760B1 (en) Boot and configuration management for accelerators
US11232247B1 (en) Adaptable dynamic region for hardware acceleration
JP2000311156A (ja) 再構成可能並列計算機
US11082364B2 (en) Network interface device
US9864828B1 (en) Hardware acceleration device handoff for using programmable integrated circuits as hardware accelerators
US20180101633A1 (en) Methods and apparatus for dynamically configuring soft processors on an integrated circuit
KR101080465B1 (ko) 데이터 처리 장치
KR20070112468A (ko) 퍼스널 컴퓨터(ｐｃ) 아키텍쳐로의 프로그래머블 로직 통합
JP2022054412A (ja) マイクロセクタインフラストラクチャに基づくロジックファブリック
US20020010825A1 (en) Memory resource arbitrator for multiple gate arrays
JP3832557B2 (ja) プログラマブル論理回路への回路の再構成方法および情報処理システム
Weinhardt et al. Using function folding to improve silicon efficiency of reconfigurable arithmetic arrays
GB2424503A (en) Active memory device including a processor array
Zamacola et al. An integrated approach and tool support for the design of fpga-based multi-grain reconfigurable systems
Jara-Berrocal et al. VAPRES: A virtual architecture for partially reconfigurable embedded systems
Möller et al. A NoC-based infrastructure to enable dynamic self reconfigurable systems

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040702

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040720

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040802

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20070820

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080820

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090820

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100820

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110820

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120820

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120820

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130820

Year of fee payment: 9

LAPS Cancellation because of no payment of annual fees