JP3565358B2 - 出力回路 - Google Patents
出力回路 Download PDFInfo
- Publication number
- JP3565358B2 JP3565358B2 JP23856194A JP23856194A JP3565358B2 JP 3565358 B2 JP3565358 B2 JP 3565358B2 JP 23856194 A JP23856194 A JP 23856194A JP 23856194 A JP23856194 A JP 23856194A JP 3565358 B2 JP3565358 B2 JP 3565358B2
- Authority
- JP
- Japan
- Prior art keywords
- level
- transistor
- drive signal
- voltage
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 229920006395 saturated elastomer Polymers 0.000 claims description 44
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 25
- 230000003111 delayed effect Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000005855 radiation Effects 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
- H03K19/088—Transistor-transistor logic
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP23856194A JP3565358B2 (ja) | 1994-09-06 | 1994-09-06 | 出力回路 |
| TW084109222A TW288230B (enrdf_load_html_response) | 1994-09-06 | 1995-09-04 | |
| KR1019950028863A KR100450894B1 (ko) | 1994-09-06 | 1995-09-05 | 출력회로 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP23856194A JP3565358B2 (ja) | 1994-09-06 | 1994-09-06 | 出力回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0879054A JPH0879054A (ja) | 1996-03-22 |
| JP3565358B2 true JP3565358B2 (ja) | 2004-09-15 |
Family
ID=17032069
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP23856194A Expired - Fee Related JP3565358B2 (ja) | 1994-09-06 | 1994-09-06 | 出力回路 |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JP3565358B2 (enrdf_load_html_response) |
| KR (1) | KR100450894B1 (enrdf_load_html_response) |
| TW (1) | TW288230B (enrdf_load_html_response) |
-
1994
- 1994-09-06 JP JP23856194A patent/JP3565358B2/ja not_active Expired - Fee Related
-
1995
- 1995-09-04 TW TW084109222A patent/TW288230B/zh active
- 1995-09-05 KR KR1019950028863A patent/KR100450894B1/ko not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0879054A (ja) | 1996-03-22 |
| TW288230B (enrdf_load_html_response) | 1996-10-11 |
| KR960012727A (ko) | 1996-04-20 |
| KR100450894B1 (ko) | 2004-11-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH04233325A (ja) | 高速ttlバッファ回路及びラインドライバ | |
| US4771191A (en) | TTL to ECL translator | |
| US4912344A (en) | TTL output stage having auxiliary drive to pull-down transistor | |
| JP3565358B2 (ja) | 出力回路 | |
| JP2564426B2 (ja) | 電流ミラー・プルダウンを有する高速プッシュプル・ドライバ | |
| EP0316884A2 (en) | Schmitt trigger circuit | |
| US5081376A (en) | Level converter for converting ecl-level signal voltage to ttl-level signal voltage | |
| JP3185229B2 (ja) | パルス信号処理回路 | |
| JPS6331214A (ja) | 可変遅延回路 | |
| JPH0563067B2 (enrdf_load_html_response) | ||
| KR100212155B1 (ko) | 히스테리시스 특성을 갖는 전압비교기 | |
| KR920019074A (ko) | 단안정 멀티바이브레이팅 회로 | |
| KR930006082Y1 (ko) | 3진 논리 변환회로 | |
| KR930006083Y1 (ko) | 3진 논리 변환회로 | |
| KR930009874B1 (ko) | 복합영상신호 발생회로 | |
| JP3460327B2 (ja) | Ttl入力回路 | |
| JP2761807B2 (ja) | 信号処理装置 | |
| JP2655045B2 (ja) | Ecl回路 | |
| JP2604530Y2 (ja) | 出力回路 | |
| JP2000174601A (ja) | 容量性負荷の駆動回路 | |
| JPH0522407B2 (enrdf_load_html_response) | ||
| JPH11317630A (ja) | 増幅回路 | |
| JPH088694A (ja) | 電圧制御発振器 | |
| JPH07226667A (ja) | 入力回路 | |
| JPH0563547A (ja) | 基準電圧変更回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20040218 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20040305 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040421 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20040521 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20040603 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080618 Year of fee payment: 4 |
|
| LAPS | Cancellation because of no payment of annual fees |