JP3410207B2 - 不良解析装置のデータ圧縮装置及び方法 - Google Patents
不良解析装置のデータ圧縮装置及び方法Info
- Publication number
- JP3410207B2 JP3410207B2 JP07952494A JP7952494A JP3410207B2 JP 3410207 B2 JP3410207 B2 JP 3410207B2 JP 07952494 A JP07952494 A JP 07952494A JP 7952494 A JP7952494 A JP 7952494A JP 3410207 B2 JP3410207 B2 JP 3410207B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- failure analysis
- data compression
- output
- failure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
- G01R31/31935—Storing data, e.g. failure memory
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Testing Electric Properties And Detecting Electric Faults (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP07952494A JP3410207B2 (ja) | 1994-03-25 | 1994-03-25 | 不良解析装置のデータ圧縮装置及び方法 |
DE1995110990 DE19510990B4 (de) | 1994-03-25 | 1995-03-24 | Fehleranalysator für ein IC-Testgerät und Verfahren zur Fehleranalyse |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP07952494A JP3410207B2 (ja) | 1994-03-25 | 1994-03-25 | 不良解析装置のデータ圧縮装置及び方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH07260889A JPH07260889A (ja) | 1995-10-13 |
JP3410207B2 true JP3410207B2 (ja) | 2003-05-26 |
Family
ID=13692380
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP07952494A Expired - Fee Related JP3410207B2 (ja) | 1994-03-25 | 1994-03-25 | 不良解析装置のデータ圧縮装置及び方法 |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP3410207B2 (de) |
DE (1) | DE19510990B4 (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3537087B2 (ja) | 2000-09-29 | 2004-06-14 | Necエレクトロニクス株式会社 | 半導体装置及び半導体装置の検査方法 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DD289609A5 (de) * | 1989-10-18 | 1991-05-02 | Veb Forschungszentrum Mikroelektronik Dresden,De | Verfahren und schaltungsanordnung zur datenkompression |
-
1994
- 1994-03-25 JP JP07952494A patent/JP3410207B2/ja not_active Expired - Fee Related
-
1995
- 1995-03-24 DE DE1995110990 patent/DE19510990B4/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH07260889A (ja) | 1995-10-13 |
DE19510990A1 (de) | 1995-09-28 |
DE19510990B4 (de) | 2004-07-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5694402A (en) | System and method for structurally testing integrated circuit devices | |
CA1065062A (en) | Non-logic printed wiring board test system | |
KR100516428B1 (ko) | 데이터 압축에 대한 메모리 테스터 | |
US6122761A (en) | IC chip tester using compressed digital test data and a method for testing IC chip using the tester | |
JP3545535B2 (ja) | 半導体メモリ試験方法および装置 | |
US7096397B2 (en) | Dft technique for avoiding contention/conflict in logic built-in self-test | |
JP3410207B2 (ja) | 不良解析装置のデータ圧縮装置及び方法 | |
JPH1183923A (ja) | 電子機器検査装置 | |
JP4863547B2 (ja) | Bist回路内蔵半導体集積回路装置 | |
JP2001350646A (ja) | 半導体試験システム | |
JPH03259758A (ja) | データ収集装置 | |
JP3215600B2 (ja) | Ic試験装置 | |
JPH01244380A (ja) | Ic試験装置 | |
JP2985748B2 (ja) | 波形測定器 | |
JP2650974B2 (ja) | 半導体集積回路の検査方法 | |
JPH082629Y2 (ja) | Lsiテスタ | |
JP2000266816A (ja) | 半導体装置の試験方法 | |
JPH0461145A (ja) | 半導体試験装置 | |
JPH08114654A (ja) | 半導体試験装置 | |
JPH09203771A (ja) | データ処理方法およびそれに用いる検査装置 | |
JP2944307B2 (ja) | A/dコンバータの非直線性の検査方法 | |
JP2964523B2 (ja) | インサーキットテスト装置 | |
JPH1152016A (ja) | Ic試験装置、及びic試験装置における並列測定方法 | |
JPH09127210A (ja) | 半導体テスト装置 | |
JPH09319604A (ja) | 試験システム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20030225 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |