JP3193632B2 - 酸化物のエッチング方法 - Google Patents

酸化物のエッチング方法

Info

Publication number
JP3193632B2
JP3193632B2 JP10911196A JP10911196A JP3193632B2 JP 3193632 B2 JP3193632 B2 JP 3193632B2 JP 10911196 A JP10911196 A JP 10911196A JP 10911196 A JP10911196 A JP 10911196A JP 3193632 B2 JP3193632 B2 JP 3193632B2
Authority
JP
Japan
Prior art keywords
nitride
layer
etch stop
silicon
oxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP10911196A
Other languages
English (en)
Japanese (ja)
Other versions
JPH08306658A (ja
Inventor
マイケル・ディー・アーマコスト
デヴィッド・ドブジンスキー
ジェフリー・ガンビーノ
サン・ニューエン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPH08306658A publication Critical patent/JPH08306658A/ja
Application granted granted Critical
Publication of JP3193632B2 publication Critical patent/JP3193632B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/97—Specified etch stop material

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Inorganic Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Drying Of Semiconductors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Weting (AREA)
JP10911196A 1995-05-08 1996-04-30 酸化物のエッチング方法 Expired - Fee Related JP3193632B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US435063 1995-05-08
US08/435,063 US5622596A (en) 1995-05-08 1995-05-08 High density selective SiO2 :Si3 N4 etching using a stoichiometrically altered nitride etch stop

Publications (2)

Publication Number Publication Date
JPH08306658A JPH08306658A (ja) 1996-11-22
JP3193632B2 true JP3193632B2 (ja) 2001-07-30

Family

ID=23726810

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10911196A Expired - Fee Related JP3193632B2 (ja) 1995-05-08 1996-04-30 酸化物のエッチング方法

Country Status (5)

Country Link
US (1) US5622596A (enExample)
EP (1) EP0742584A3 (enExample)
JP (1) JP3193632B2 (enExample)
KR (1) KR100209041B1 (enExample)
TW (1) TW301777B (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6040619A (en) * 1995-06-07 2000-03-21 Advanced Micro Devices Semiconductor device including antireflective etch stop layer
US5897372A (en) * 1995-11-01 1999-04-27 Micron Technology, Inc. Formation of a self-aligned integrated circuit structure using silicon-rich nitride as a protective layer
US6004875A (en) * 1995-11-15 1999-12-21 Micron Technology, Inc. Etch stop for use in etching of silicon oxide
US5973385A (en) * 1996-10-24 1999-10-26 International Business Machines Corporation Method for suppressing pattern distortion associated with BPSG reflow and integrated circuit chip formed thereby
US6136700A (en) * 1996-12-20 2000-10-24 Texas Instruments Incorporated Method for enhancing the performance of a contact
US6001268A (en) * 1997-06-05 1999-12-14 International Business Machines Corporation Reactive ion etching of alumina/TiC substrates
US5880005A (en) * 1997-10-23 1999-03-09 Taiwan Semiconductor Manufacturing Company, Ltd. Method for forming a tapered profile insulator shape
US6207575B1 (en) * 1998-02-20 2001-03-27 Advanced Micro Devices, Inc. Local interconnect etch characterization using AFM
US6602434B1 (en) * 1998-03-27 2003-08-05 Applied Materials, Inc. Process for etching oxide using hexafluorobutadiene or related fluorocarbons and manifesting a wide process window
US6063711A (en) * 1998-04-28 2000-05-16 Taiwan Semiconductor Manufacturing Company High selectivity etching stop layer for damascene process
US5880006A (en) * 1998-05-22 1999-03-09 Vlsi Technology, Inc. Method for fabrication of a semiconductor device
JP4776747B2 (ja) * 1998-11-12 2011-09-21 株式会社ハイニックスセミコンダクター 半導体素子のコンタクト形成方法
US6268299B1 (en) 2000-09-25 2001-07-31 International Business Machines Corporation Variable stoichiometry silicon nitride barrier films for tunable etch selectivity and enhanced hyrogen permeability
US20040175934A1 (en) * 2003-03-04 2004-09-09 International Business Machines Corporation Method for improving etch selectivity effects in dual damascene processing
US20060045986A1 (en) 2004-08-30 2006-03-02 Hochberg Arthur K Silicon nitride from aminosilane using PECVD
US9293379B2 (en) * 2009-09-03 2016-03-22 Raytheon Company Semiconductor structure with layers having different hydrogen contents

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4299862A (en) * 1979-11-28 1981-11-10 General Motors Corporation Etching windows in thick dielectric coatings overlying semiconductor device surfaces
US4447824A (en) * 1980-08-18 1984-05-08 International Business Machines Corporation Planar multi-level metal process with built-in etch stop
US4367119A (en) * 1980-08-18 1983-01-04 International Business Machines Corporation Planar multi-level metal process with built-in etch stop
JPS6010644A (ja) * 1983-06-30 1985-01-19 Toshiba Corp 半導体装置の製造方法
US4656729A (en) * 1985-03-25 1987-04-14 International Business Machines Corp. Dual electron injection structure and process with self-limiting oxidation barrier
JPS62205645A (ja) * 1986-03-06 1987-09-10 Fujitsu Ltd 半導体装置の製造方法
EP0265584A3 (en) * 1986-10-30 1989-12-06 International Business Machines Corporation Method and materials for etching silicon dioxide using silicon nitride or silicon rich dioxide as an etch barrier
US5443998A (en) * 1989-08-01 1995-08-22 Cypress Semiconductor Corp. Method of forming a chlorinated silicon nitride barrier layer
US5468987A (en) * 1991-03-06 1995-11-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for forming the same
EP0523856A3 (en) * 1991-06-28 1993-03-17 Sgs-Thomson Microelectronics, Inc. Method of via formation for multilevel interconnect integrated circuits
US5252515A (en) * 1991-08-12 1993-10-12 Taiwan Semiconductor Manufacturing Company Method for field inversion free multiple layer metallurgy VLSI processing
US5252516A (en) * 1992-02-20 1993-10-12 International Business Machines Corporation Method for producing interlevel stud vias
US5324690A (en) * 1993-02-01 1994-06-28 Motorola Inc. Semiconductor device having a ternary boron nitride film and a method for forming the same

Also Published As

Publication number Publication date
JPH08306658A (ja) 1996-11-22
EP0742584A2 (en) 1996-11-13
KR960042996A (ko) 1996-12-21
TW301777B (enExample) 1997-04-01
KR100209041B1 (ko) 1999-07-15
US5622596A (en) 1997-04-22
EP0742584A3 (en) 1997-10-08

Similar Documents

Publication Publication Date Title
JP3193632B2 (ja) 酸化物のエッチング方法
KR100366910B1 (ko) 반도체장치의제조방법
US6121671A (en) Semiconductor device having a substrate, an undoped silicon oxide structure, and an overlying doped silicon oxide structure with a side wall terminating at the undoped silicon oxide structure
US6172411B1 (en) Self-aligned contact structures using high selectivity etching
KR100418644B1 (ko) 반도체장치 및 그의 제조방법
US4559693A (en) Process for fabricating field effect transistors
EP0259490B1 (en) A method of producing a semiconductor device
US20080079083A1 (en) Semiconductor device and a method of manufacture therefor
US6150250A (en) Conductive layer forming method using etching mask with direction <200>
US6245620B1 (en) Method for foaming MOS transistor having bi-layered spacer
US6537906B1 (en) Methods for fabricating semiconductor devices
US20090108359A1 (en) A semiconductor device and method of manufacture therefor
US6441464B1 (en) Gate oxide stabilization by means of germanium components in gate conductor
EP0066675B1 (en) Processes for the fabrication of field effect transistors
US6875371B1 (en) Etchant with selectivity for doped silicon dioxide over undoped silicon dioxide and silicon nitride, processes which employ the etchant, and structures formed thereby
JPH11145144A (ja) 導電層形成法
US6391772B1 (en) Method for forming interconnects in semiconductor device
JP3156246B2 (ja) 電界効果型半導体装置並びに作製方法
US7173339B1 (en) Semiconductor device having a substrate an undoped silicon oxide structure and an overlaying doped silicon oxide structure with a sidewall terminating at the undoped silicon oxide structure
KR19980067517A (ko) 반도체장치의 게이트패턴 및 그 제조방법
KR100699683B1 (ko) 반도체 소자의 제조 방법
EP1297564A2 (en) Process for selectively etching doped silicon dioxide over undoped silicon dioxide and silicon nitride
KR0161426B1 (ko) 반도체장치의 제조방법
JPS6342173A (ja) 絶縁ゲ−ト型半導体装置の製造方法
KR100398574B1 (ko) 반도체 소자의 게이트 스페이서 형성방법

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees