JP2525354Y2 - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JP2525354Y2 JP2525354Y2 JP1990009483U JP948390U JP2525354Y2 JP 2525354 Y2 JP2525354 Y2 JP 2525354Y2 JP 1990009483 U JP1990009483 U JP 1990009483U JP 948390 U JP948390 U JP 948390U JP 2525354 Y2 JP2525354 Y2 JP 2525354Y2
- Authority
- JP
- Japan
- Prior art keywords
- tab tape
- wiring board
- semiconductor element
- bonding position
- printed wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims description 39
- 239000003566 sealing material Substances 0.000 claims description 9
- 239000000463 material Substances 0.000 claims description 7
- 239000000758 substrate Substances 0.000 claims description 5
- 238000000034 method Methods 0.000 claims description 4
- 230000000694 effects Effects 0.000 description 6
- 238000007789 sealing Methods 0.000 description 4
- 239000000853 adhesive Substances 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- 238000001816 cooling Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 101001007135 Escherichia coli (strain K12) Constitutive lysine decarboxylase Proteins 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000007731 hot pressing Methods 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000004080 punching Methods 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
Landscapes
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990009483U JP2525354Y2 (ja) | 1990-01-31 | 1990-01-31 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990009483U JP2525354Y2 (ja) | 1990-01-31 | 1990-01-31 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH03101528U JPH03101528U (en:Method) | 1991-10-23 |
| JP2525354Y2 true JP2525354Y2 (ja) | 1997-02-12 |
Family
ID=31513083
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1990009483U Expired - Fee Related JP2525354Y2 (ja) | 1990-01-31 | 1990-01-31 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2525354Y2 (en:Method) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1124644C (zh) | 1996-10-17 | 2003-10-15 | 精工爱普生株式会社 | 半导体器件及其制造方法、电路基板和薄膜载带 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03129745A (ja) * | 1989-10-16 | 1991-06-03 | Sumitomo Bakelite Co Ltd | 半導体装置の実装方法 |
-
1990
- 1990-01-31 JP JP1990009483U patent/JP2525354Y2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH03101528U (en:Method) | 1991-10-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5100081B2 (ja) | 電子部品搭載多層配線基板及びその製造方法 | |
| JP3619395B2 (ja) | 半導体素子内蔵配線基板およびその製造方法 | |
| JP3838331B2 (ja) | 半導体装置及びその製造方法、回路基板並びに電子機器 | |
| CN101896037A (zh) | 刚挠性电路板及其制造方法 | |
| JP3951409B2 (ja) | Icカードとその製造法 | |
| JP4694007B2 (ja) | 三次元実装パッケージの製造方法 | |
| JPH0922963A (ja) | 半導体回路素子搭載基板フレームの製造方法 | |
| JP3061059B2 (ja) | Icパッケージ | |
| JP5539453B2 (ja) | 電子部品搭載多層配線基板及びその製造方法 | |
| JP2833642B2 (ja) | 多層配線基板及びその製造方法 | |
| JP2525354Y2 (ja) | 半導体装置 | |
| JP2525353Y2 (ja) | 半導体装置用回路基板 | |
| JP2784524B2 (ja) | 多層電子部品搭載用基板及びその製造法 | |
| JPS62114247A (ja) | 電子素子用チツプキヤリアの製造法 | |
| JPH02164096A (ja) | 多層電子回路基板とその製造方法 | |
| JP2509095Y2 (ja) | 半導体装置 | |
| JP3168731B2 (ja) | 金属ベース多層配線基板 | |
| JPS61166147A (ja) | 多層混成集積回路装置 | |
| JP2003060354A (ja) | 部品内蔵プリント回路板及びその製造方法 | |
| JPH0464199B2 (en:Method) | ||
| JPH05327156A (ja) | プリント回路基板 | |
| JPH03204996A (ja) | 金属ベース多層回路基板 | |
| JP2596788B2 (ja) | 基板集合シートとその製造方法 | |
| JPH05259376A (ja) | 半導体装置 | |
| JPS59215753A (ja) | 回路部品の封止方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |