JP2504262Y2 - 半導体モジュ―ル - Google Patents
半導体モジュ―ルInfo
- Publication number
- JP2504262Y2 JP2504262Y2 JP1990400502U JP40050290U JP2504262Y2 JP 2504262 Y2 JP2504262 Y2 JP 2504262Y2 JP 1990400502 U JP1990400502 U JP 1990400502U JP 40050290 U JP40050290 U JP 40050290U JP 2504262 Y2 JP2504262 Y2 JP 2504262Y2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor chip
- substrate
- sealing resin
- recess
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1990400502U JP2504262Y2 (ja) | 1990-12-13 | 1990-12-13 | 半導体モジュ―ル |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1990400502U JP2504262Y2 (ja) | 1990-12-13 | 1990-12-13 | 半導体モジュ―ル |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0488051U JPH0488051U (it) | 1992-07-30 |
JP2504262Y2 true JP2504262Y2 (ja) | 1996-07-10 |
Family
ID=31878737
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1990400502U Expired - Lifetime JP2504262Y2 (ja) | 1990-12-13 | 1990-12-13 | 半導体モジュ―ル |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2504262Y2 (it) |
-
1990
- 1990-12-13 JP JP1990400502U patent/JP2504262Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0488051U (it) | 1992-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5471366A (en) | Multi-chip module having an improved heat dissipation efficiency | |
KR100632459B1 (ko) | 열방출형 반도체 패키지 및 그 제조방법 | |
JPH10200021A (ja) | ボトムリード半導体パッケージ | |
JP4075204B2 (ja) | 積層型半導体装置 | |
JPH08306855A (ja) | 半導体パッケージ、リードフレーム、回路基板、半導体パッケージモールディング用金型及び電子回路盤並にリードフレームの製造方法 | |
JP2001085603A (ja) | 半導体装置 | |
JPS6042620B2 (ja) | 半導体装置の封止体 | |
JPH09199629A (ja) | 半導体装置 | |
US6057594A (en) | High power dissipating tape ball grid array package | |
JPH0637217A (ja) | 半導体装置 | |
JP2620611B2 (ja) | 電子部品搭載用基板 | |
JP3183064B2 (ja) | 半導体装置 | |
JP2504262Y2 (ja) | 半導体モジュ―ル | |
JP2795063B2 (ja) | 混成集積回路装置 | |
JPH0922970A (ja) | 電子部品 | |
JP2612455B2 (ja) | 半導体素子搭載用基板 | |
JPS63190363A (ja) | パワ−パツケ−ジ | |
KR101008534B1 (ko) | 전력용 반도체모듈패키지 및 그 제조방법 | |
JPH06132441A (ja) | 樹脂封止型半導体装置及びその製造方法 | |
JP3894749B2 (ja) | 半導体装置 | |
JP2690248B2 (ja) | 表面実装型半導体装置 | |
JP2612468B2 (ja) | 電子部品搭載用基板 | |
JP2816496B2 (ja) | 電子部品搭載用基板 | |
JP2919313B2 (ja) | プリント配線基板及びその実装方法 | |
JP2002076161A (ja) | 表面実装型の半導体装置 |