JP2025536163A - 記憶ユニット、3dメモリ及びその製造方法、電子装置 - Google Patents

記憶ユニット、3dメモリ及びその製造方法、電子装置

Info

Publication number
JP2025536163A
JP2025536163A JP2023552547A JP2023552547A JP2025536163A JP 2025536163 A JP2025536163 A JP 2025536163A JP 2023552547 A JP2023552547 A JP 2023552547A JP 2023552547 A JP2023552547 A JP 2023552547A JP 2025536163 A JP2025536163 A JP 2025536163A
Authority
JP
Japan
Prior art keywords
electrode
semiconductor layer
substrate
contact region
gate electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2023552547A
Other languages
English (en)
Japanese (ja)
Other versions
JP2025536163A5 (https=
Inventor
ダイ、ジン
ユ、ヨン
リアン、ジン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Superstring Academy of Memory Technology
Original Assignee
Beijing Superstring Academy of Memory Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from CN202211269945.4A external-priority patent/CN115346987B/zh
Application filed by Beijing Superstring Academy of Memory Technology filed Critical Beijing Superstring Academy of Memory Technology
Publication of JP2025536163A publication Critical patent/JP2025536163A/ja
Publication of JP2025536163A5 publication Critical patent/JP2025536163A5/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/05Making the transistor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/674Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6755Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6757Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0128Manufacturing their channels
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0135Manufacturing their gate conductors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0144Manufacturing their gate insulating layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0147Manufacturing their gate sidewall spacers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0149Manufacturing their interconnections or electrodes, e.g. source or drain electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/403Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/408Address circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/16Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/48Data lines or contacts therefor
    • H10B12/488Word lines
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6729Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Thin Film Transistor (AREA)
JP2023552547A 2022-10-18 2022-12-07 記憶ユニット、3dメモリ及びその製造方法、電子装置 Pending JP2025536163A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN202211269945.4 2022-10-18
CN202211269945.4A CN115346987B (zh) 2022-10-18 2022-10-18 一种存储单元、3d存储器及其制备方法、电子设备
PCT/CN2022/137319 WO2024082394A1 (zh) 2022-10-18 2022-12-07 存储单元、3d存储器及其制备方法、电子设备

Publications (2)

Publication Number Publication Date
JP2025536163A true JP2025536163A (ja) 2025-11-05
JP2025536163A5 JP2025536163A5 (https=) 2025-12-08

Family

ID=88836636

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023552547A Pending JP2025536163A (ja) 2022-10-18 2022-12-07 記憶ユニット、3dメモリ及びその製造方法、電子装置

Country Status (4)

Country Link
US (1) US11825642B1 (https=)
EP (1) EP4380330A4 (https=)
JP (1) JP2025536163A (https=)
KR (1) KR20250088678A (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102792830B1 (ko) * 2023-10-04 2025-04-07 한양대학교 산학협력단 올 어라운드 채널을 갖는 트랜지스터 수직 적층 구조 기반 4f2용 dram 소자 및 이의 제조방법
CN117979690B (zh) * 2023-12-22 2024-09-27 北京超弦存储器研究院 一种半导体器件及其制造方法、电子设备
US12592275B2 (en) * 2024-01-09 2026-03-31 Macronix International Co., Ltd. Memory structure and control method for reducing layout area of memory device
KR102903487B1 (ko) * 2024-09-27 2025-12-23 건국대학교 산학협력단 커패시터리스 디램 셀 및 그 제조 방법

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7742328B2 (en) 2007-06-15 2010-06-22 Grandis, Inc. Method and system for providing spin transfer tunneling magnetic memories utilizing non-planar transistors
US11329051B2 (en) 2020-08-28 2022-05-10 Micron Technology, Inc. Gate dielectric repair on three-node access device formation for vertical three-dimensional (3D) memory
WO2022188010A1 (zh) * 2021-03-08 2022-09-15 华为技术有限公司 半导体装置、电子设备、晶体管的形成方法
CN114334980B (zh) 2021-11-17 2026-03-20 中国科学院微电子研究所 一种基于薄膜晶体管的无电容dram单元结构及制造方法
CN114446963B (zh) 2021-12-01 2025-06-06 北京超弦存储器研究院 半导体存储单元结构、半导体存储器及其制备方法、应用
CN114864583A (zh) 2022-05-12 2022-08-05 中国科学院微电子研究所 一种无电容dram单元结构及制造方法
CN115020480A (zh) * 2022-05-31 2022-09-06 长鑫存储技术有限公司 半导体结构
CN115346987B (zh) 2022-10-18 2023-01-10 北京超弦存储器研究院 一种存储单元、3d存储器及其制备方法、电子设备

Also Published As

Publication number Publication date
US11825642B1 (en) 2023-11-21
EP4380330A4 (en) 2025-07-16
KR20250088678A (ko) 2025-06-17
EP4380330A1 (en) 2024-06-05

Similar Documents

Publication Publication Date Title
CN115346987B (zh) 一种存储单元、3d存储器及其制备方法、电子设备
CN115346988B (zh) 一种晶体管、3d存储器及其制备方法、电子设备
CN115835626A (zh) 3d堆叠的半导体器件、3d存储器及其制备方法、电子设备
CN116209254B (zh) 一种3d存储阵列及其制备方法、电子设备
CN116347889B (zh) 存储单元、存储器、存储器的制备方法及电子设备
CN115988875B (zh) 一种3d堆叠的半导体器件及其制造方法、电子设备
JP2025536163A (ja) 記憶ユニット、3dメモリ及びその製造方法、電子装置
CN115996570B (zh) 存储器、存储器的制作方法及电子设备
CN116761423B (zh) 3d堆叠的半导体器件及其制造方法、3d存储器、电子设备
KR20250172860A (ko) 반도체 부품 및 그 제조 방법, 전자 장비
CN116322041B (zh) 存储器及其制造方法、电子设备
CN115995494A (zh) 晶体管、3d堆叠的半导体器件及其制造方法、电子设备
CN118317601B (zh) 半导体器件及其制备方法、电子设备
CN116209260A (zh) 一种存储器、电子设备
WO2024221755A1 (zh) 半导体器件及其制造方法、存储器、电子设备
US12328863B2 (en) Transistor, 3D memory and manufacturing method therefor, and electronic device
CN119233631B (zh) 半导体器件及其制备方法、电子设备
CN117425341A (zh) 一种3d堆叠的半导体器件、阵列及其制造方法、电子设备
CN118678653A (zh) 存储单元、存储器、存储器的制备方法及电子设备
CN119497368B (zh) 半导体器件及其制造方法、电子设备
CN120957411A (zh) 存储阵列、存储器、电子设备和存储阵列的制备方法
CN118284047A (zh) 半导体器件及其制造方法、电子设备
CN121968565A (zh) 半导体器件及其制作方法和电子装置
WO2026091743A1 (zh) 半导体器件及其制作方法和电子装置
WO2026040161A1 (zh) 存储单元、存储器及其制备方法、电子设备

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20231006

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7426

Effective date: 20231005

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20251128

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20251128