JP2022085083A - 半導体装置および半導体装置の製造方法 - Google Patents
半導体装置および半導体装置の製造方法 Download PDFInfo
- Publication number
- JP2022085083A JP2022085083A JP2020196575A JP2020196575A JP2022085083A JP 2022085083 A JP2022085083 A JP 2022085083A JP 2020196575 A JP2020196575 A JP 2020196575A JP 2020196575 A JP2020196575 A JP 2020196575A JP 2022085083 A JP2022085083 A JP 2022085083A
- Authority
- JP
- Japan
- Prior art keywords
- metal
- semiconductor device
- circuit pattern
- brazing material
- metal terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 126
- 238000004519 manufacturing process Methods 0.000 title claims description 31
- 238000000034 method Methods 0.000 title claims description 5
- 229910052751 metal Inorganic materials 0.000 claims abstract description 208
- 239000002184 metal Substances 0.000 claims abstract description 208
- 239000000463 material Substances 0.000 claims abstract description 124
- 238000005219 brazing Methods 0.000 claims abstract description 102
- 239000000758 substrate Substances 0.000 claims abstract description 34
- 229920005989 resin Polymers 0.000 claims description 14
- 239000011347 resin Substances 0.000 claims description 14
- 238000005304 joining Methods 0.000 claims description 11
- 239000011810 insulating material Substances 0.000 claims description 7
- 230000000694 effects Effects 0.000 description 9
- 229910000679 solder Inorganic materials 0.000 description 7
- 230000000052 comparative effect Effects 0.000 description 6
- 239000000945 filler Substances 0.000 description 6
- 239000003566 sealing material Substances 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 239000004734 Polyphenylene sulfide Substances 0.000 description 3
- 239000000853 adhesive Substances 0.000 description 3
- 230000001070 adhesive effect Effects 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 229920000069 polyphenylene sulfide Polymers 0.000 description 3
- RIRXDDRGHVUXNJ-UHFFFAOYSA-N [Cu].[P] Chemical compound [Cu].[P] RIRXDDRGHVUXNJ-UHFFFAOYSA-N 0.000 description 2
- 239000000919 ceramic Substances 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 238000002844 melting Methods 0.000 description 2
- 230000008018 melting Effects 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 229910000906 Bronze Inorganic materials 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 241001584775 Tunga penetrans Species 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000010974 bronze Substances 0.000 description 1
- KUNSUQLRTQLHQQ-UHFFFAOYSA-N copper tin Chemical compound [Cu].[Sn] KUNSUQLRTQLHQQ-UHFFFAOYSA-N 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 239000008393 encapsulating agent Substances 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 229920002050 silicone resin Polymers 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
- H01L21/4807—Ceramic parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/52—Mounting semiconductor bodies in containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67138—Apparatus for wiring semiconductor or solid state device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67144—Apparatus for mounting on conductive members, e.g. leadframes or conductors on insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/49—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions wire-like arrangements or pins or rods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
- H01L2021/60007—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation involving a soldering or an alloying process
- H01L2021/60022—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation involving a soldering or an alloying process using bump connectors, e.g. for flip chip mounting
- H01L2021/60067—Aligning the bump connectors with the mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Dispersion Chemistry (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Wire Bonding (AREA)
Abstract
Description
<A-1.構成>
図1は実施の形態1に係る半導体装置100を示す断面図である。
図4は半導体装置100の製造方法のフローチャートである。
本実施の形態においては、絶縁基板11の絶縁層1の素材は例えばセラミックであると説明したが、これに限るものではなく、絶縁層1の素材は例えば樹脂であっても良い。
金属回路パターン2上には突起50が設けられており、突起50は硬ろう材4と接している。これにより、金属端子3を金属回路パターン2に接合する際の硬ろう材4の位置ずれを抑制できる。
図1は実施の形態2の半導体装置101を示す断面図である。
図1は実施の形態3に係る半導体装置102を示す断面図である。
図1は実施の形態4に係る半導体装置103を示す断面図である。
図1は実施の形態5に係る半導体装置104を示す断面図である。
図1は実施の形態6に係る半導体装置105を示す断面図である。
実施の形態1から6との比較例として、半導体装置が突起50または突起51を有さない場合を考える。半導体装置が突起を有さない場合、製造工程において硬ろう材4の位置ずれを防ぐための製造方法として、例えば、図14のフローチャートに示される製造方法が考えられる。
Claims (14)
- 表面に金属回路パターンが形成された絶縁基板と、
前記金属回路パターン上に硬ろう材を介して接合された金属端子と、
を備え、
前記金属回路パターン上には突起が設けられており、
前記突起は前記硬ろう材と接している、
半導体装置。 - 請求項1に記載の半導体装置であって、
前記突起は、前記金属端子が前記金属回路パターンと接合されている領域を囲うように配置されている、
半導体装置。 - 請求項2に記載の半導体装置であって、
前記突起は、前記金属端子が前記金属回路パターンと接合されている領域を離散的に囲うように配置されている、
半導体装置。 - 請求項2に記載の半導体装置であって、
前記突起は、前記金属端子が前記金属回路パターンと接合されている領域を連続的に囲うように配置されている、
半導体装置。 - 請求項1から4のいずれか1項に記載の半導体装置であって、
前記突起は、前記硬ろう材に覆われていない、
半導体装置。 - 請求項1から5のいずれか1項に記載の半導体装置であって、
前記突起は、金属ワイヤを前記金属回路パターン上に接合して形成されたものである、
半導体装置。 - 請求項1から5のいずれか1項に記載の半導体装置であって、
前記突起は、絶縁性の素材を含む、
半導体装置。 - 請求項7に記載の半導体装置であって、
前記絶縁性の素材は樹脂である、
半導体装置。 - 請求項1から8のいずれか1項に記載の半導体装置であって、
前記金属端子と前記金属回路パターンとの前記硬ろう材を介した前記接合において、前記金属端子は、前記金属端子の延在方向に沿った両側の端部で前記金属回路パターンと接合されており、また、前記金属端子は、前記金属端子の延在方向に沿った中央部分では前記金属回路パターンと接合されていない部分を少なくとも部分的に有する、
半導体装置。 - 請求項9に記載の半導体装置であって、
前記金属端子と前記金属回路パターンとの前記硬ろう材を介した前記接合において、前記金属端子は、前記金属端子の延在方向に沿った両側の端部で前記金属回路パターンと接合されており、また、前記金属端子は、前記金属端子の延在方向に沿った中央部分では前記金属回路パターンと接合されていない部分を全体的に有する、
半導体装置。 - 請求項1から10のいずれか1項に記載の半導体装置であって、
前記金属端子の厚みは、前記金属回路パターンと接合されている部分において、前記金属端子の延在方向に沿った両側の端部の方が中央部分と比べ薄い、
半導体装置。 - 請求項1から11のいずれか1項に記載の半導体装置であって、
半導体素子をさらに備え、
前記半導体素子は前記金属回路パターン上に接合されている、
半導体装置。 - 表面に金属回路パターンが形成された絶縁基板であって前記金属回路パターン上に突起が形成されている絶縁基板を準備し、
硬ろう材を前記金属回路パターン上に前記突起に接するように配置し、
前記硬ろう材を介して金属端子を前記金属回路パターンに接合する、
半導体装置の製造方法であって、
前記硬ろう材を介して前記金属端子を前記金属回路パターンに接合する際に、前記硬ろう材のうち、前記金属端子のうち前記金属端子の延在方向に沿った両側の端部、の直下部分を溶融させ、前記硬ろう材のうち、前記金属端子のうち前記金属端子の延在方向に沿った中央部、の直下部分は少なくとも部分的に溶融させない、
半導体装置の製造方法。 - 請求項13に記載の半導体装置の製造方法であって、
前記硬ろう材を介して前記金属端子を前記金属回路パターンに接合する際に、前記硬ろう材のうち、前記金属端子のうち前記金属端子の延在方向に沿った両側の端部、の直下部分を溶融させ、前記硬ろう材のうち、前記金属端子のうち前記金属端子の延在方向に沿った中央部、の直下部分は全体的に溶融させない、
半導体装置の製造方法。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2020196575A JP7422646B2 (ja) | 2020-11-27 | 2020-11-27 | 半導体装置および半導体装置の製造方法 |
US17/460,962 US20220173009A1 (en) | 2020-11-27 | 2021-08-30 | Semiconductor device and method of manufacturing semiconductor device |
DE102021126141.4A DE102021126141A1 (de) | 2020-11-27 | 2021-10-08 | Halbleitervorrichtung und verfahren zur herstellung der halbleitervorrichtung |
CN202111388726.3A CN114566481A (zh) | 2020-11-27 | 2021-11-22 | 半导体装置及半导体装置的制造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2020196575A JP7422646B2 (ja) | 2020-11-27 | 2020-11-27 | 半導体装置および半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2022085083A true JP2022085083A (ja) | 2022-06-08 |
JP7422646B2 JP7422646B2 (ja) | 2024-01-26 |
Family
ID=81586153
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2020196575A Active JP7422646B2 (ja) | 2020-11-27 | 2020-11-27 | 半導体装置および半導体装置の製造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US20220173009A1 (ja) |
JP (1) | JP7422646B2 (ja) |
CN (1) | CN114566481A (ja) |
DE (1) | DE102021126141A1 (ja) |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004363216A (ja) | 2003-06-03 | 2004-12-24 | Fuji Electric Holdings Co Ltd | 半導体装置 |
CN102859671A (zh) | 2010-12-03 | 2013-01-02 | 富士电机株式会社 | 半导体器件以及半导体器件的制造方法 |
JP6237912B2 (ja) * | 2014-08-28 | 2017-11-29 | 富士電機株式会社 | パワー半導体モジュール |
JP6193510B2 (ja) | 2014-11-27 | 2017-09-06 | 新電元工業株式会社 | リードフレーム、半導体装置、リードフレームの製造方法、および半導体装置の製造方法 |
JPWO2017195625A1 (ja) * | 2016-05-11 | 2019-03-07 | 三菱電機株式会社 | 半導体装置および半導体装置の製造方法 |
JP2019133965A (ja) | 2016-06-01 | 2019-08-08 | 三菱電機株式会社 | 半導体装置及びその製造方法 |
-
2020
- 2020-11-27 JP JP2020196575A patent/JP7422646B2/ja active Active
-
2021
- 2021-08-30 US US17/460,962 patent/US20220173009A1/en active Pending
- 2021-10-08 DE DE102021126141.4A patent/DE102021126141A1/de active Pending
- 2021-11-22 CN CN202111388726.3A patent/CN114566481A/zh active Pending
Also Published As
Publication number | Publication date |
---|---|
JP7422646B2 (ja) | 2024-01-26 |
CN114566481A (zh) | 2022-05-31 |
DE102021126141A1 (de) | 2022-06-02 |
US20220173009A1 (en) | 2022-06-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6139710B2 (ja) | 電極端子、電力用半導体装置、および電力用半導体装置の製造方法 | |
CN109314063B (zh) | 电力用半导体装置 | |
JP4438489B2 (ja) | 半導体装置 | |
CN107615464B (zh) | 电力用半导体装置的制造方法以及电力用半导体装置 | |
JP2006179735A (ja) | 半導体装置およびその製造方法 | |
JP6316508B2 (ja) | 半導体モジュールおよびその製造方法 | |
JP2009147123A (ja) | 半導体装置及びその製造方法 | |
JP7107199B2 (ja) | 半導体装置 | |
JP6381489B2 (ja) | 半導体装置の製造方法 | |
JP7422646B2 (ja) | 半導体装置および半導体装置の製造方法 | |
WO2019116910A1 (ja) | 半導体装置および半導体装置の製造方法 | |
TWI690954B (zh) | 電子模組、引線框以及電子模組的製造方法 | |
JP7156172B2 (ja) | 半導体装置 | |
JP6011410B2 (ja) | 半導体装置用接合体、パワーモジュール用基板及びパワーモジュール | |
JP6157320B2 (ja) | 電力用半導体装置、電力用半導体モジュール、および電力用半導体装置の製造方法 | |
JP4861200B2 (ja) | パワーモジュール | |
WO2019207996A1 (ja) | 半導体装置およびその製造方法 | |
CN111354709A (zh) | 半导体装置及其制造方法 | |
JP7095641B2 (ja) | 半導体装置 | |
JP7322467B2 (ja) | 半導体装置 | |
KR102371636B1 (ko) | 양면 기판 반도체 제조 방법 | |
WO2021240944A1 (ja) | 半導体装置 | |
JP2019016658A (ja) | 光モジュールおよび光モジュールの製造方法 | |
JPWO2017077729A1 (ja) | 半導体モジュール及びその製造方法 | |
JP2013161996A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20221107 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20230814 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20230822 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20231005 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20231219 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20240116 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7422646 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |