JP2020068340A - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP2020068340A JP2020068340A JP2018201405A JP2018201405A JP2020068340A JP 2020068340 A JP2020068340 A JP 2020068340A JP 2018201405 A JP2018201405 A JP 2018201405A JP 2018201405 A JP2018201405 A JP 2018201405A JP 2020068340 A JP2020068340 A JP 2020068340A
- Authority
- JP
- Japan
- Prior art keywords
- lead frame
- outer frame
- sealing resin
- lead
- main body
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
Claims (1)
- 第1および第2リードフレームと、前記第1および第2リードフレームの間に、前記第1リードフレームの側から前記第2リードフレームの側に向かって、半導体素子および金属ブロックが順に配置された装置本体と、前記第1および第2リードフレームの間において、前記装置本体を封止する封止樹脂体と、を少なくとも備えた半導体装置であって、
前記第1および第2リードフレームのうち、少なくとも1つは、前記装置本体に接合されたリードフレーム本体部と、前記リードフレーム本体部の外周に沿って配置され、前記封止樹脂体に接着された外枠部と、を備えており、
前記リードフレーム本体部のうち、前記装置本体が接合される側の外周の少なくとも一部分には、前記外枠部と嵌合する第1嵌合部が形成されており、前記外枠部には、前記第1嵌合部と嵌合する第2嵌合部が形成されており、
前記外枠部の材料の弾性率は、前記リードフレーム本体部の材料の弾性率よりも低いことを特徴とする半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018201405A JP7124637B2 (ja) | 2018-10-26 | 2018-10-26 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018201405A JP7124637B2 (ja) | 2018-10-26 | 2018-10-26 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2020068340A true JP2020068340A (ja) | 2020-04-30 |
JP7124637B2 JP7124637B2 (ja) | 2022-08-24 |
Family
ID=70388763
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018201405A Active JP7124637B2 (ja) | 2018-10-26 | 2018-10-26 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP7124637B2 (ja) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008288566A (ja) * | 2007-04-20 | 2008-11-27 | Nec Electronics Corp | 半導体装置 |
JP2010010503A (ja) * | 2008-06-30 | 2010-01-14 | Hitachi Ltd | 半導体装置 |
JP2011014678A (ja) * | 2009-07-01 | 2011-01-20 | Nissan Motor Co Ltd | 半導体装置 |
WO2017169134A1 (ja) * | 2016-03-30 | 2017-10-05 | 三菱電機株式会社 | パワーモジュール及びその製造方法並びにパワーエレクトロニクス機器及びその製造方法 |
JP2018081973A (ja) * | 2016-11-15 | 2018-05-24 | トヨタ自動車株式会社 | 半導体モジュール |
WO2018146780A1 (ja) * | 2017-02-09 | 2018-08-16 | 三菱電機株式会社 | 半導体装置及び電力変換装置 |
-
2018
- 2018-10-26 JP JP2018201405A patent/JP7124637B2/ja active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008288566A (ja) * | 2007-04-20 | 2008-11-27 | Nec Electronics Corp | 半導体装置 |
JP2010010503A (ja) * | 2008-06-30 | 2010-01-14 | Hitachi Ltd | 半導体装置 |
JP2011014678A (ja) * | 2009-07-01 | 2011-01-20 | Nissan Motor Co Ltd | 半導体装置 |
WO2017169134A1 (ja) * | 2016-03-30 | 2017-10-05 | 三菱電機株式会社 | パワーモジュール及びその製造方法並びにパワーエレクトロニクス機器及びその製造方法 |
JP2018081973A (ja) * | 2016-11-15 | 2018-05-24 | トヨタ自動車株式会社 | 半導体モジュール |
WO2018146780A1 (ja) * | 2017-02-09 | 2018-08-16 | 三菱電機株式会社 | 半導体装置及び電力変換装置 |
Also Published As
Publication number | Publication date |
---|---|
JP7124637B2 (ja) | 2022-08-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5472498B2 (ja) | パワーモジュールの製造方法 | |
JP5900620B2 (ja) | 半導体装置 | |
JP6020731B2 (ja) | 半導体モジュール、半導体装置、及び自動車 | |
KR20160098046A (ko) | 반도체 장치 | |
TW201448137A (zh) | 功率覆蓋結構及其製造方法 | |
US20120098118A1 (en) | Compliant heat spreader for flip chip packaging | |
JP2007251076A (ja) | パワー半導体モジュール | |
JP2011216564A (ja) | パワーモジュール及びその製造方法 | |
JP2005244166A (ja) | 半導体装置 | |
US11251112B2 (en) | Dual side cooling power module and manufacturing method of the same | |
JP4385324B2 (ja) | 半導体モジュールおよびその製造方法 | |
JP6360035B2 (ja) | 半導体装置 | |
JP2012209470A (ja) | 半導体装置、半導体装置モジュール及び半導体装置の製造方法 | |
JP7124637B2 (ja) | 半導体装置 | |
US12062549B2 (en) | Semiconductor packages and related methods | |
JP6638626B2 (ja) | 半導体装置の製造方法 | |
JP6299578B2 (ja) | 半導体装置 | |
WO2016031381A1 (ja) | 半導体装置 | |
JP2018085366A (ja) | 半導体装置の製造方法 | |
JP2018081973A (ja) | 半導体モジュール | |
JP2020102501A (ja) | 半導体装置 | |
JP6922674B2 (ja) | 半導体装置 | |
JP6981192B2 (ja) | 半導体装置の製造方法 | |
KR20150048459A (ko) | 전력 모듈 패키지 | |
JP2018018932A (ja) | 半導体モジュール |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210222 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20211215 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20211216 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220209 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20220712 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20220725 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 7124637 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |