JP2019507436A5 - - Google Patents

Download PDF

Info

Publication number
JP2019507436A5
JP2019507436A5 JP2018544830A JP2018544830A JP2019507436A5 JP 2019507436 A5 JP2019507436 A5 JP 2019507436A5 JP 2018544830 A JP2018544830 A JP 2018544830A JP 2018544830 A JP2018544830 A JP 2018544830A JP 2019507436 A5 JP2019507436 A5 JP 2019507436A5
Authority
JP
Japan
Prior art keywords
data
memory
host processor
lanes
memory system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2018544830A
Other languages
English (en)
Japanese (ja)
Other versions
JP2019507436A (ja
JP6999565B2 (ja
Filing date
Publication date
Priority claimed from US15/448,327 external-priority patent/US10222853B2/en
Application filed filed Critical
Publication of JP2019507436A publication Critical patent/JP2019507436A/ja
Publication of JP2019507436A5 publication Critical patent/JP2019507436A5/ja
Priority to JP2021207223A priority Critical patent/JP7417576B2/ja
Application granted granted Critical
Publication of JP6999565B2 publication Critical patent/JP6999565B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2018544830A 2016-03-03 2017-03-03 メモリシステムのための省電力化技法 Active JP6999565B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2021207223A JP7417576B2 (ja) 2016-03-03 2021-12-21 メモリシステムのための省電力化技法

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201662302891P 2016-03-03 2016-03-03
US62/302,891 2016-03-03
US15/448,327 2017-03-02
US15/448,327 US10222853B2 (en) 2016-03-03 2017-03-02 Power saving techniques for memory systems by consolidating data in data lanes of a memory bus
PCT/US2017/020582 WO2017152005A1 (en) 2016-03-03 2017-03-03 Power saving techniques for memory systems

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2021207223A Division JP7417576B2 (ja) 2016-03-03 2021-12-21 メモリシステムのための省電力化技法

Publications (3)

Publication Number Publication Date
JP2019507436A JP2019507436A (ja) 2019-03-14
JP2019507436A5 true JP2019507436A5 (enExample) 2020-03-26
JP6999565B2 JP6999565B2 (ja) 2022-01-18

Family

ID=59722700

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2018544830A Active JP6999565B2 (ja) 2016-03-03 2017-03-03 メモリシステムのための省電力化技法
JP2021207223A Active JP7417576B2 (ja) 2016-03-03 2021-12-21 メモリシステムのための省電力化技法

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2021207223A Active JP7417576B2 (ja) 2016-03-03 2021-12-21 メモリシステムのための省電力化技法

Country Status (9)

Country Link
US (2) US10222853B2 (enExample)
EP (1) EP3423947B1 (enExample)
JP (2) JP6999565B2 (enExample)
KR (1) KR102420909B1 (enExample)
CN (1) CN108701099B (enExample)
CA (1) CA3013090A1 (enExample)
ES (1) ES2804604T3 (enExample)
HU (1) HUE049615T2 (enExample)
WO (1) WO2017152005A1 (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10222853B2 (en) 2016-03-03 2019-03-05 Qualcomm Incorporated Power saving techniques for memory systems by consolidating data in data lanes of a memory bus
US10394724B2 (en) * 2016-08-22 2019-08-27 Qualcomm Incorporated Low power data transfer for memory subsystem using data pattern checker to determine when to suppress transfers based on specific patterns
KR20190035392A (ko) * 2017-09-26 2019-04-03 삼성전자주식회사 데이터 다중 기록을 수행하는 메모리 장치, 메모리 장치의 동작방법 및 메모리 컨트롤러의 동작방법
KR102731057B1 (ko) * 2018-09-21 2024-11-15 삼성전자주식회사 메모리 장치와 통신하는 데이터 처리 장치 및 방법
KR20200071396A (ko) * 2018-12-11 2020-06-19 에스케이하이닉스 주식회사 반도체장치 및 반도체시스템
KR102698036B1 (ko) * 2019-04-10 2024-08-22 에스케이하이닉스 주식회사 반도체장치
US12061793B1 (en) * 2020-11-25 2024-08-13 Astera Labs, Inc. Capacity-expanding memory control component
US11722152B1 (en) 2020-11-25 2023-08-08 Astera Labs, Inc. Capacity-expanding memory control component
KR20220135504A (ko) 2021-03-30 2022-10-07 삼성전자주식회사 데이터 처리 시스템 및 데이터 처리 장치의 동작 방법
US11785424B1 (en) 2021-06-28 2023-10-10 Wm Intellectual Property Holdings, L.L.C. System and method for asset tracking for waste and recycling containers
CN116264083B (zh) * 2021-12-14 2025-08-15 长鑫存储技术有限公司 存储系统以及存储系统的数据读取方法
CN116264085B (zh) * 2021-12-14 2025-08-15 长鑫存储技术有限公司 存储系统以及存储系统的数据写入方法
US20230197123A1 (en) * 2021-12-20 2023-06-22 Advanced Micro Devices, Inc. Method and apparatus for performing a simulated write operation
US11899598B2 (en) * 2022-05-31 2024-02-13 Western Digital Technologies, Inc. Data storage device and method for lane selection based on thermal conditions
KR20240009813A (ko) 2022-07-14 2024-01-23 삼성전자주식회사 단일 직렬 쓰기 인터페이싱 방식을 지원하는 스토리지 모듈 및 그것의 동작 방법
US12356292B1 (en) 2023-07-21 2025-07-08 Wm Intellectual Property Holdings, L.L.C. Apparatus and method for asset tracking for metal waste and recycling containers
US12277350B1 (en) 2023-10-30 2025-04-15 Astera Labs, Inc. Virtual metadata storage

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7190284B1 (en) * 1994-11-16 2007-03-13 Dye Thomas A Selective lossless, lossy, or no compression of data based on address range, data type, and/or requesting agent
JPH1011360A (ja) * 1996-06-24 1998-01-16 Toshiba Corp キャッシュメモリ
JP2921505B2 (ja) * 1996-08-09 1999-07-19 日本電気株式会社 半導体記憶装置
US6009026A (en) * 1997-07-28 1999-12-28 International Business Machines Corporation Compressed input/output test mode
US6145069A (en) * 1999-01-29 2000-11-07 Interactive Silicon, Inc. Parallel decompression and compression system and method for improving storage density and access speed for non-volatile memory and embedded memory devices
US6785793B2 (en) 2001-09-27 2004-08-31 Intel Corporation Method and apparatus for memory access scheduling to reduce memory access latency
US7383399B2 (en) * 2004-06-30 2008-06-03 Intel Corporation Method and apparatus for memory compression
US7631207B1 (en) * 2006-04-21 2009-12-08 Sun Microsystems, Inc. Reducing power consumption for processing of common values in microprocessor registers and execution units
GB2457667B (en) 2008-02-19 2012-01-11 Advanced Risc Mach Ltd Data transfer between devices within an integrated circuit
US8694703B2 (en) * 2010-06-09 2014-04-08 Brocade Communications Systems, Inc. Hardware-accelerated lossless data compression
RU2556443C2 (ru) 2010-09-16 2015-07-10 Эппл Инк. Многопортовый контроллер запоминающего устройства с портами, ассоциированными с классами трафика
KR101854251B1 (ko) 2010-11-30 2018-05-03 삼성전자주식회사 멀티 채널 반도체 메모리 장치 및 그를 구비하는 반도체 장치
US9189394B2 (en) * 2012-08-08 2015-11-17 Wisconsin Alumni Research Foundation Memory-link compression for graphic processor unit
JP2014053058A (ja) * 2012-09-06 2014-03-20 Toshiba Corp 半導体記憶装置
EP2979188A4 (en) 2013-06-28 2016-12-07 Hewlett Packard Entpr Dev Lp MEMORY COMPONENT THAT MAY COMMUNICATE TO A PLURALITY OF DATA WIDTHS
US9430434B2 (en) 2013-09-20 2016-08-30 Qualcomm Incorporated System and method for conserving memory power using dynamic memory I/O resizing
US9568542B2 (en) * 2013-09-25 2017-02-14 Cavium, Inc. Memory interface with integrated tester
US20150121111A1 (en) * 2013-10-24 2015-04-30 Qualcomm Incorporated System and method for providing multi-user power saving codebook optmization
US9864536B2 (en) * 2013-10-24 2018-01-09 Qualcomm Incorporated System and method for conserving power consumption in a memory system
US9563251B2 (en) 2013-12-28 2017-02-07 Intel Corporation Representing a cache line bit pattern via meta signaling
KR102017808B1 (ko) 2013-12-31 2019-09-03 에스케이하이닉스 주식회사 데이터 처리 장치 및 데이터 처리 방법
CN103714026B (zh) * 2014-01-14 2016-09-28 中国人民解放军国防科学技术大学 一种支持原址数据交换的存储器访问方法及装置
CA2986559A1 (en) * 2015-05-21 2016-11-24 Zeropoint Technologies Ab Methods, devices and systems for semantic-value data compression and decompression
US20170115900A1 (en) * 2015-10-23 2017-04-27 International Business Machines Corporation Dummy page insertion for flexible page retirement in flash memory storing multiple bits per memory cell
US10222853B2 (en) 2016-03-03 2019-03-05 Qualcomm Incorporated Power saving techniques for memory systems by consolidating data in data lanes of a memory bus
US10394724B2 (en) * 2016-08-22 2019-08-27 Qualcomm Incorporated Low power data transfer for memory subsystem using data pattern checker to determine when to suppress transfers based on specific patterns

Similar Documents

Publication Publication Date Title
JP2019507436A5 (enExample)
CN111679785B (zh) 用于处理操作的存储器装置及其操作方法、数据处理系统
CN108701081B (zh) 用于同时存取非易失性存储器的多个分区的设备和方法
KR101052945B1 (ko) 다중 랭크 메모리 서브시스템에서 분할 버스 인터럽트의 협력 시그널링을 인에이블하기 위한 방법 및 장치
US20190073261A1 (en) Memory device error check and scrub mode and error transparency
EP3423947B1 (en) Power saving techniques for memory systems
EP3467832A1 (en) Memory controller and method for interleaving dram and mram accesses
KR101371516B1 (ko) 플래시 메모리 장치의 동작 방법 및 그것을 포함하는 메모리 시스템
KR102321221B1 (ko) 버퍼 상에서 메모리 동작을 제어하기 위한 장치 및 방법
KR102344834B1 (ko) 솔리드 스테이트 드라이브 및 이를 포함하는 컴퓨팅 시스템
US20210278969A1 (en) Dedicated interface for coupling flash memory and dynamic random access memory
WO2019068012A1 (en) METHOD AND APPARATUS FOR SPECIFYING READ VOLTAGE SHIFTS FOR READING CONTROL
JP2008532140A5 (enExample)
JP2011512599A5 (enExample)
KR102078562B1 (ko) 리프레쉬 어드레스 생성기 및 이를 포함하는 휘발성 메모리 장치
KR20170037705A (ko) 입력 신호들을 랭크별로 제어하는 메모리 버퍼를 갖는 메모리 모듈
JP7524511B2 (ja) メモリ内データコンピューティングおよび分析
US12112057B2 (en) Strategic memory cell reliability management
KR102562051B1 (ko) 데이터 로드 연산의 완료 이전에 사전 판독 연산을 착수하기 위한 방법 및 장치
CN106856097A (zh) 半导体器件和包括它的半导体系统
CN109690509A (zh) 存储器装置配置命令
TWI260496B (en) Mapping data masks in hardware by controller programming
KR20160026386A (ko) 어드레스 정렬기 및 이를 포함하는 메모리 장치
CN111033483A (zh) 存储器地址验证方法和使用所述方法的存储器装置
CN112445422A (zh) 存储器控制器、存储装置以及存储器控制器的操作方法