JP2018525825A5 - - Google Patents

Download PDF

Info

Publication number
JP2018525825A5
JP2018525825A5 JP2018506392A JP2018506392A JP2018525825A5 JP 2018525825 A5 JP2018525825 A5 JP 2018525825A5 JP 2018506392 A JP2018506392 A JP 2018506392A JP 2018506392 A JP2018506392 A JP 2018506392A JP 2018525825 A5 JP2018525825 A5 JP 2018525825A5
Authority
JP
Japan
Prior art keywords
metallization layer
dedicated
module
mram
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2018506392A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018525825A (ja
Filing date
Publication date
Priority claimed from US14/822,326 external-priority patent/US10109674B2/en
Application filed filed Critical
Publication of JP2018525825A publication Critical patent/JP2018525825A/ja
Publication of JP2018525825A5 publication Critical patent/JP2018525825A5/ja
Pending legal-status Critical Current

Links

JP2018506392A 2015-08-10 2016-07-11 メモリデバイスのためのメタライゼーションプロセス Pending JP2018525825A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/822,326 2015-08-10
US14/822,326 US10109674B2 (en) 2015-08-10 2015-08-10 Semiconductor metallization structure
PCT/US2016/041790 WO2017027148A1 (en) 2015-08-10 2016-07-11 Metallization process for a memory device

Publications (2)

Publication Number Publication Date
JP2018525825A JP2018525825A (ja) 2018-09-06
JP2018525825A5 true JP2018525825A5 (https=) 2019-07-18

Family

ID=56497906

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018506392A Pending JP2018525825A (ja) 2015-08-10 2016-07-11 メモリデバイスのためのメタライゼーションプロセス

Country Status (8)

Country Link
US (1) US10109674B2 (https=)
EP (1) EP3304610B1 (https=)
JP (1) JP2018525825A (https=)
KR (1) KR20180040147A (https=)
CN (1) CN107924994B (https=)
AU (1) AU2016306123A1 (https=)
BR (1) BR112018002617B1 (https=)
WO (1) WO2017027148A1 (https=)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9799562B2 (en) * 2009-08-21 2017-10-24 Micron Technology, Inc. Vias and conductive routing layers in semiconductor substrates
US10270025B2 (en) * 2015-12-31 2019-04-23 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structure having magnetic tunneling junction (MTJ) layer
US10169520B2 (en) * 2016-06-30 2019-01-01 Taiwan Semiconductor Manufacturing Company, Ltd. Method of reconfiguring uncrowned standard cells and semiconductor apparatus including uncrowned and crowned cells
US9997456B2 (en) * 2016-07-27 2018-06-12 Globalfoundries Inc. Interconnect structure having power rail structure and related method
US10566519B2 (en) * 2017-08-18 2020-02-18 Taiwan Semiconductor Manufacturing Co., Ltd. Method for forming a flat bottom electrode via (BEVA) top surface for memory
US10374005B2 (en) * 2017-12-29 2019-08-06 Globalfoundries Singapore Pte. Ltd. Density-controllable dummy fill strategy for near-MRAM periphery and far-outside-MRAM logic regions for embedded MRAM technology and method for producing the same
CN110648960B (zh) * 2018-06-27 2021-12-28 中电海康集团有限公司 Mram器件与其制作方法
CN110890460B (zh) * 2018-09-07 2023-06-30 联华电子股份有限公司 半导体元件及其制作方法
US11069853B2 (en) * 2018-11-19 2021-07-20 Applied Materials, Inc. Methods for forming structures for MRAM applications
US11476415B2 (en) 2018-11-30 2022-10-18 International Business Machines Corporation Patterning magnetic tunnel junctions and the like while reducing detrimental resputtering of underlying features
CN112447788B (zh) * 2019-09-03 2023-09-12 联华电子股份有限公司 磁阻式随机存取存储器
US11424403B2 (en) 2020-02-21 2022-08-23 International Business Machines Corporation Magnetoresistive random-access memory cell having a metal line connection

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0817269B1 (en) * 1996-06-28 2008-09-10 Texas Instruments Incorporated Wordline layout for semiconductor memory device
US6635496B2 (en) * 2001-10-12 2003-10-21 Infineon Technologies, Ag Plate-through hard mask for MRAM devices
US6794238B2 (en) 2001-11-07 2004-09-21 Micron Technology, Inc. Process for forming metallized contacts to periphery transistors
AU2003235298A1 (en) 2002-04-23 2003-11-10 Nec Corporation Magnetic memory and its operating method
US6783995B2 (en) * 2002-04-30 2004-08-31 Micron Technology, Inc. Protective layers for MRAM devices
JP4618989B2 (ja) * 2003-02-18 2011-01-26 三菱電機株式会社 磁気記憶半導体装置
US7031183B2 (en) 2003-12-08 2006-04-18 Freescale Semiconductor, Inc. MRAM device integrated with other types of circuitry
JP2005303231A (ja) * 2004-04-16 2005-10-27 Sony Corp 磁気メモリ装置
US7635884B2 (en) * 2005-07-29 2009-12-22 International Business Machines Corporation Method and structure for forming slot via bitline for MRAM devices
JP4406407B2 (ja) * 2006-03-13 2010-01-27 株式会社東芝 磁気ランダムアクセスメモリ
US7666578B2 (en) * 2006-09-14 2010-02-23 Micron Technology, Inc. Efficient pitch multiplication process
US8395191B2 (en) * 2009-10-12 2013-03-12 Monolithic 3D Inc. Semiconductor device and structure
US8455267B2 (en) * 2009-05-14 2013-06-04 Qualcomm Incorporated Magnetic tunnel junction device and fabrication
US8674465B2 (en) 2010-08-05 2014-03-18 Qualcomm Incorporated MRAM device and integration techniques compatible with logic integration
JP2012043977A (ja) 2010-08-19 2012-03-01 Renesas Electronics Corp 半導体装置および半導体装置の製造方法
US9153981B2 (en) 2011-09-09 2015-10-06 Tyler Jon Back Electric power supply adapter device for electric golf cars and electric utility vehicles
US8772051B1 (en) * 2013-02-14 2014-07-08 Headway Technologies, Inc. Fabrication method for embedded magnetic memory
KR102099191B1 (ko) 2013-03-15 2020-05-15 인텔 코포레이션 내장된 자기 터널 접합을 포함하는 로직 칩
US9349772B2 (en) * 2014-04-25 2016-05-24 Globalfoundries Singapore Pte. Ltd. Methods for fabricatingintegrated circuits with spin torque transfer magnetic randomaccess memory (STT-MRAM) including a passivation layer formed along lateral sidewalls of a magnetic tunnel junction of the STT-MRAM

Similar Documents

Publication Publication Date Title
JP2018525825A5 (https=)
JP6086425B2 (ja) 磁気トンネル接合デバイス及び製造
US8735179B2 (en) Magnetic tunnel junction device and fabrication
JP5969533B2 (ja) 磁気トンネル接合デバイスおよび製作
KR101889674B1 (ko) 집적 회로 디바이스들 및 방법들
CN104995684B (zh) 包括嵌入式磁性隧道结的逻辑芯片
JP2011508936A5 (https=)
US8802452B2 (en) Magnetic tunnel junction device fabrication
TW201207851A (en) Perpendicular magnetic tunnel junction structure
CN104871248A (zh) 集成mram高速缓存模块
CN107924994B (zh) 用于存储器器件的金属化工艺
JP2012518910A (ja) 磁気トンネル接合デバイスおよび製造
CN107004680B (zh) 具有捆扎式触点的FinFET SRAM
US9575861B2 (en) System on chip including built-in self test circuit and built-in self test method thereof
US20170162545A1 (en) Stacked semiconductor device and a method of manufacturing the same
CN107257999A (zh) 用于电阻式存储器器件的电极结构
US10593387B2 (en) Semiconductor memory device and detection clock pattern generating method thereof
CN110112107A (zh) 扇出晶片级封装中的模制衬底封装
EP3080814B1 (en) System and method to perform low power memory operations
CN104716140A (zh) 在存储器mux1布局中具有多层引脚的器件
CN120916425A (zh) 具有多个层级的高带宽存储器件
WO2013166974A1 (zh) 一种基于otp存储器制作mrom存储器的方法
CN114188474A (zh) 磁随机存取存储器及其形成方法
CN107565015A (zh) 一种基于金属孔的磁性随机存取存储器结构及其金属孔、金属层制造工艺