JP2018110386A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2018110386A5 JP2018110386A5 JP2017247276A JP2017247276A JP2018110386A5 JP 2018110386 A5 JP2018110386 A5 JP 2018110386A5 JP 2017247276 A JP2017247276 A JP 2017247276A JP 2017247276 A JP2017247276 A JP 2017247276A JP 2018110386 A5 JP2018110386 A5 JP 2018110386A5
- Authority
- JP
- Japan
- Prior art keywords
- data
- function
- programmable logic
- logic element
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2016255452 | 2016-12-28 | ||
| JP2016255452 | 2016-12-28 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2018110386A JP2018110386A (ja) | 2018-07-12 |
| JP2018110386A5 true JP2018110386A5 (https=) | 2021-02-04 |
| JP7032125B2 JP7032125B2 (ja) | 2022-03-08 |
Family
ID=62845202
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2017247276A Expired - Fee Related JP7032125B2 (ja) | 2016-12-28 | 2017-12-25 | 半導体装置、及び該半導体装置を有する電子機器 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP7032125B2 (https=) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI748035B (zh) | 2017-01-20 | 2021-12-01 | 日商半導體能源硏究所股份有限公司 | 顯示系統及電子裝置 |
| CN120561065B (zh) * | 2025-07-31 | 2026-02-06 | 上海方宜万强微电子有限公司 | 一种集成算术逻辑单元的输入输出系统和方法 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2677656B2 (ja) * | 1989-02-28 | 1997-11-17 | 富士通株式会社 | ニューロコンピュータの集中制御方式 |
| JP2517410B2 (ja) * | 1989-05-15 | 1996-07-24 | 三菱電機株式会社 | 学習機能付集積回路装置 |
| US5087826A (en) * | 1990-12-28 | 1992-02-11 | Intel Corporation | Multi-layer neural network employing multiplexed output neurons |
| JPWO2010106587A1 (ja) | 2009-03-18 | 2012-09-13 | パナソニック株式会社 | ニューラルネットワークシステム |
| KR102059218B1 (ko) | 2012-05-25 | 2019-12-24 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 프로그래머블 로직 디바이스 및 반도체 장치 |
-
2017
- 2017-12-25 JP JP2017247276A patent/JP7032125B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI671689B (zh) | 用於針對神經網路執行神經網路運算之電路 | |
| US10180820B2 (en) | Multiply-accumulate circuits | |
| KR102151675B1 (ko) | 이진값 기반 신경회로망을 위한 단일 컬럼 멤리스터 크로스바 및 cmos 활성화 함수 회로 | |
| Merrikh-Bayat et al. | Memristor-based circuits for performing basic arithmetic operations | |
| JPWO2020095140A5 (https=) | ||
| US20200210818A1 (en) | Array device including neuromorphic element and neural network system | |
| CN107004441B (zh) | 基于磁性隧道结电阻比较的物理不可克隆功能 | |
| JP6846297B2 (ja) | 演算装置 | |
| US11861429B2 (en) | Resistive and digital processing cores | |
| WO2018034163A1 (ja) | 積和演算装置 | |
| JP2018124977A5 (ja) | 半導体装置 | |
| JP2015053008A (ja) | 識別装置および演算装置 | |
| GB2552577A (en) | Neuromorphic synapses | |
| JP2013238852A5 (https=) | ||
| JP2018133016A5 (https=) | ||
| TWI500247B (zh) | Adjustable output voltage of the charge pump | |
| JP2016219090A5 (https=) | ||
| JP2016115386A5 (ja) | 半導体装置 | |
| JP2020009432A5 (https=) | ||
| JP2016110100A5 (ja) | 半導体装置 | |
| JP2018110386A5 (https=) | ||
| JP2015207997A5 (ja) | 保持回路、保持回路の駆動方法 | |
| JPWO2021165779A5 (https=) | ||
| JP2017003982A5 (ja) | 半導体装置 | |
| Pershin et al. | Memcomputing: A computing paradigm to store and process information on the same physical platform |