JP2017517820A5 - - Google Patents

Download PDF

Info

Publication number
JP2017517820A5
JP2017517820A5 JP2016572579A JP2016572579A JP2017517820A5 JP 2017517820 A5 JP2017517820 A5 JP 2017517820A5 JP 2016572579 A JP2016572579 A JP 2016572579A JP 2016572579 A JP2016572579 A JP 2016572579A JP 2017517820 A5 JP2017517820 A5 JP 2017517820A5
Authority
JP
Japan
Prior art keywords
data
data strobe
endpoint
clock
registers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
JP2016572579A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017517820A (ja
Filing date
Publication date
Priority claimed from US14/302,727 external-priority patent/US9478268B2/en
Application filed filed Critical
Publication of JP2017517820A publication Critical patent/JP2017517820A/ja
Publication of JP2017517820A5 publication Critical patent/JP2017517820A5/ja
Ceased legal-status Critical Current

Links

JP2016572579A 2014-06-12 2015-05-15 分散クロック同期を介した出力データの独立した同期 Ceased JP2017517820A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/302,727 2014-06-12
US14/302,727 US9478268B2 (en) 2014-06-12 2014-06-12 Distributed clock synchronization
PCT/US2015/031044 WO2015191235A1 (en) 2014-06-12 2015-05-15 Independent synchronization of output data via distributed clock synchronization

Publications (2)

Publication Number Publication Date
JP2017517820A JP2017517820A (ja) 2017-06-29
JP2017517820A5 true JP2017517820A5 (enExample) 2018-06-07

Family

ID=53298600

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016572579A Ceased JP2017517820A (ja) 2014-06-12 2015-05-15 分散クロック同期を介した出力データの独立した同期

Country Status (5)

Country Link
US (1) US9478268B2 (enExample)
EP (1) EP3155529B1 (enExample)
JP (1) JP2017517820A (enExample)
CN (1) CN106462523A (enExample)
WO (1) WO2015191235A1 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101263663B1 (ko) * 2011-02-09 2013-05-22 에스케이하이닉스 주식회사 반도체 장치
US9123408B2 (en) * 2013-05-24 2015-09-01 Qualcomm Incorporated Low latency synchronization scheme for mesochronous DDR system
US9715914B1 (en) * 2015-09-26 2017-07-25 Syntropy Systems, Llc Polyphase buffer for rate-conversion
KR102518983B1 (ko) * 2016-05-18 2023-04-07 에스케이하이닉스 주식회사 직/병렬화 회로 및 이를 이용한 데이터 처리 시스템
US10254782B2 (en) * 2016-08-30 2019-04-09 Micron Technology, Inc. Apparatuses for reducing clock path power consumption in low power dynamic random access memory
KR102597343B1 (ko) * 2018-08-20 2023-11-06 에스케이하이닉스 주식회사 데이터 입력 회로를 포함하는 반도체 장치
KR102691395B1 (ko) * 2018-12-20 2024-08-05 에스케이하이닉스 주식회사 메모리 시스템, 메모리 시스템의 동작 방법 및 메모리 콘트롤러
US11082036B2 (en) * 2019-06-26 2021-08-03 SanDiskTechnologies LLC Memory interface system for duty-cycle error detection and correction
US20240356544A1 (en) * 2023-04-21 2024-10-24 Xilinx, Inc. DFxNoC - A MULTI-PROTOCOL, MULTI-CAST, AND MULTI-ROOT NETWORK-ON-CHIP WITH DYNAMIC RESOURCE ALLOCATION
US20250088194A1 (en) * 2023-09-08 2025-03-13 Qualcomm Incorporated Analog-to-digital converter (adc) clock phase continuity across user equipment microsleep mode

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001251283A (ja) 2000-03-06 2001-09-14 Hitachi Ltd インターフェース回路
JP3757757B2 (ja) 2000-05-18 2006-03-22 株式会社日立製作所 リード優先メモリシステム
JP3558599B2 (ja) 2001-02-02 2004-08-25 日本電気株式会社 データ伝送システム及びデータ伝送方法
JP4159415B2 (ja) 2002-08-23 2008-10-01 エルピーダメモリ株式会社 メモリモジュール及びメモリシステム
US7469328B1 (en) * 2003-02-06 2008-12-23 Cisco Technology, Inc. Synchronization technique for high speed memory subsystem
US7111108B2 (en) * 2003-04-10 2006-09-19 Silicon Pipe, Inc. Memory system having a multiplexed high-speed channel
US7127584B1 (en) 2003-11-14 2006-10-24 Intel Corporation System and method for dynamic rank specific timing adjustments for double data rate (DDR) components
US7178048B2 (en) * 2003-12-23 2007-02-13 Hewlett-Packard Development Company, L.P. System and method for signal synchronization based on plural clock signals
US7126874B2 (en) * 2004-08-31 2006-10-24 Micron Technology, Inc. Memory system and method for strobing data, command and address signals
US7363526B1 (en) 2004-09-07 2008-04-22 Altera Corporation Method for transferring data across different clock domains with selectable delay
US7342521B1 (en) 2006-06-28 2008-03-11 Chrontel, Inc. System and method for multi-channel delay cell based clock and data recovery
US8467486B2 (en) * 2007-12-14 2013-06-18 Mosaid Technologies Incorporated Memory controller with flexible data alignment to clock
KR101375466B1 (ko) * 2009-01-12 2014-03-18 램버스 인코포레이티드 다중 전력 모드를 갖는 메조크로노스 시그널링 시스템
US8234422B2 (en) * 2009-09-11 2012-07-31 Avago Technologies Enterprise IP (Singapore) Pte. Ltd Interfaces, circuits, and methods for communicating with a double data rate memory device
US8495327B2 (en) * 2010-06-04 2013-07-23 Nvidia Corporation Memory device synchronization
JP2012037973A (ja) * 2010-08-04 2012-02-23 Tdk Corp インターフェース回路及びインターフェース回路を備えるメモリコントローラ
US8824222B2 (en) * 2010-08-13 2014-09-02 Rambus Inc. Fast-wake memory
JP5807952B2 (ja) * 2011-09-06 2015-11-10 Ｎｅｃプラットフォームズ株式会社 メモリコントローラ及びメモリ制御方法
US8836394B2 (en) * 2012-03-26 2014-09-16 Rambus Inc. Method and apparatus for source-synchronous signaling
US8760946B2 (en) * 2012-05-22 2014-06-24 Advanced Micro Devices Method and apparatus for memory access delay training
GB2505002B (en) * 2012-08-17 2014-09-24 Broadcom Corp Method and apparatus for transferring data from a first domain to a second domain
KR101990974B1 (ko) * 2012-12-13 2019-06-19 삼성전자 주식회사 시스템-온 칩의 동작 방법 및 이를 포함하는 장치들
US9123408B2 (en) * 2013-05-24 2015-09-01 Qualcomm Incorporated Low latency synchronization scheme for mesochronous DDR system

Similar Documents

Publication Publication Date Title
JP2017517820A5 (enExample)
EP3155529B1 (en) Independent synchronization of output data via distributed clock synchronization
EP2065894B1 (en) Variable delay circuit, memory control circuit, delay amount setting apparatus, delay amount setting method and delay amount setting program
TW401539B (en) Delay time adjuster and adjusting method between multiple transmission lines
KR101930779B1 (ko) 반도체 메모리 회로 및 이를 이용한 데이터 처리 시스템
US9330741B2 (en) Semiconductor devices
JP5577932B2 (ja) 送信回路および通信システム
TWI503838B (zh) 半導體記憶體設備讀取操作之控制電路
KR102478044B1 (ko) 반도체 시스템
US8959378B2 (en) Output timing control circuit and semiconductor apparatus using the same
CN106249807A (zh) 用于集成电路时钟分配的系统和方法
JP2012533411A5 (enExample)
KR20110050821A (ko) 지터를 감소시킬 수 있는 ｄｌｌ회로 및 이를 포함하는 반도체 장치
US6856171B1 (en) Synchronization of programmable multiplexers and demultiplexers
CN112578835B (zh) 用于产生参考电压的半导体装置
KR102405066B1 (ko) 신호 쉬프팅 회로, 베이스 칩 및 이를 포함하는 반도체 시스템
JP4551431B2 (ja) 可変遅延回路，遅延時間制御方法および単位回路
US7016257B2 (en) Semiconductor memory device capable of generating variable clock signals according to modes of operation
US8868827B2 (en) FIFO apparatus for the boundary of clock trees and method thereof
JP6221857B2 (ja) 位相調整回路、データ伝送装置、データ伝送システム及び位相調整方法
TWI518703B (zh) 提供多埠功能的記憶體裝置與方法
JP7078842B2 (ja) 送信装置、受信装置、クロック転送方法およびプログラム
KR101080206B1 (ko) 반도체 장치의 어드레스 출력 타이밍 제어 회로
JP2013070281A (ja) Ｄｌｌ回路、逓倍回路、及び半導体記憶装置
US8189400B2 (en) Data alignment circuit of semiconductor memory apparatus