JP2017506386A - 時変温度ベースの２ｄおよび３ｄワイヤルーティング - Google Patents

時変温度ベースの２ｄおよび３ｄワイヤルーティング Download PDF

Info

Publication number
JP2017506386A
JP2017506386A JP2016549723A JP2016549723A JP2017506386A JP 2017506386 A JP2017506386 A JP 2017506386A JP 2016549723 A JP2016549723 A JP 2016549723A JP 2016549723 A JP2016549723 A JP 2016549723A JP 2017506386 A JP2017506386 A JP 2017506386A
Authority
JP
Japan
Prior art keywords
route
expected
routes
temperature
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2016549723A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017506386A5 (enExample
Inventor
チュン−チェン・リュウ
シェンチョン・シェ
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US14/175,429 external-priority patent/US20150227667A1/en
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2017506386A publication Critical patent/JP2017506386A/ja
Publication of JP2017506386A5 publication Critical patent/JP2017506386A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/394—Routing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
    • G06F2119/08—Thermal analysis or thermal optimisation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
    • G06F2119/12—Timing analysis or timing optimisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP2016549723A 2014-02-07 2015-02-06 時変温度ベースの２ｄおよび３ｄワイヤルーティング Pending JP2017506386A (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US14/175,429 2014-02-07
US14/175,429 US20150227667A1 (en) 2014-02-07 2014-02-07 Temperature-based wire routing
US14/340,411 US9298874B2 (en) 2014-02-07 2014-07-24 Time-variant temperature-based 2-D and 3-D wire routing
US14/340,411 2014-07-24
PCT/US2015/014780 WO2015120248A1 (en) 2014-02-07 2015-02-06 Time-variant temperature-based 2-d and 3-d wire routing

Publications (2)

Publication Number Publication Date
JP2017506386A true JP2017506386A (ja) 2017-03-02
JP2017506386A5 JP2017506386A5 (enExample) 2018-03-08

Family

ID=52484603

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016549723A Pending JP2017506386A (ja) 2014-02-07 2015-02-06 時変温度ベースの２ｄおよび３ｄワイヤルーティング

Country Status (5)

Country Link
US (1) US9298874B2 (enExample)
EP (1) EP3103040A1 (enExample)
JP (1) JP2017506386A (enExample)
CN (1) CN105940400A (enExample)
WO (1) WO2015120248A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9767240B2 (en) * 2015-11-19 2017-09-19 Globalfoundries Inc. Temperature-aware integrated circuit design methods and systems
US10684642B2 (en) * 2018-03-20 2020-06-16 International Business Machines Corporation Adaptive clock mesh wiring
US11165662B2 (en) * 2019-03-26 2021-11-02 International Business Machines Corporation Enabling interactive cable routing and planning optimization for customized hardware configurations
CN115239658A (zh) * 2022-07-19 2022-10-25 苏州深浅优视智能科技有限公司 基于3d视觉的自动绕线方法、系统及存储介质
CN120145986B (zh) * 2025-05-13 2025-07-18 珠海硅芯科技有限公司 2.5d堆叠芯片的布线方法、装置、存储介质及电子设备

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4227304B2 (ja) 1998-12-22 2009-02-18 富士通株式会社 概略配線方法及び装置並びに概略配線プログラムを格納した記録媒体
US6304517B1 (en) * 1999-06-18 2001-10-16 Telefonaktiebolaget Lm Ericsson (Publ) Method and apparatus for real time clock frequency error correction
JP3986717B2 (ja) 1999-12-01 2007-10-03 富士通株式会社 パス決定方法及び記憶媒体
US7112994B2 (en) * 2002-07-08 2006-09-26 Viciciv Technology Three dimensional integrated circuits
US7155686B2 (en) 2004-03-09 2006-12-26 Taiwan Semiconductor Manufacturing Co., Ltd. Placement and routing method to reduce Joule heating
US7526739B2 (en) * 2005-07-26 2009-04-28 R3 Logic, Inc. Methods and systems for computer aided design of 3D integrated circuits
US7725861B2 (en) 2006-05-15 2010-05-25 Taiwan Semiconductor Manufacturing Company, Ltd. Method, apparatus, and system for LPC hot spot fix
JP5390168B2 (ja) 2008-11-10 2014-01-15 ルネサスエレクトロニクス株式会社 配線のレイアウト方法及びプログラム
US8669778B1 (en) * 2009-04-14 2014-03-11 Monolithic 3D Inc. Method for design and manufacturing of a 3D semiconductor device

Also Published As

Publication number Publication date
US9298874B2 (en) 2016-03-29
WO2015120248A1 (en) 2015-08-13
CN105940400A (zh) 2016-09-14
EP3103040A1 (en) 2016-12-14
US20150227668A1 (en) 2015-08-13

Similar Documents

Publication Publication Date Title
JP7413580B2 (ja) ニューラルネットワークを使用した集積回路フロアプランの生成
JP2017506386A (ja) 時変温度ベースの２ｄおよび３ｄワイヤルーティング
US8584070B2 (en) Evaluating routing congestion based on average global edge congestion histograms
US8887117B1 (en) Register clustering for clock network topology generation
US8769470B2 (en) Timing closure in chip design
US9298872B2 (en) Apportioning synthesis effort for better timing closure
JP2017512331A (ja) 温度ベースのワイヤルーティング
Papa et al. Physical synthesis with clock-network optimization for large systems on chips
JP6485203B2 (ja) 波形検証プログラム、情報処理装置、および波形検証方法
US8863066B1 (en) Wiring-optimal method to route high performance clock nets satisfying electrical and reliability constraints
US8082532B1 (en) Placing complex function blocks on a programmable integrated circuit
US11042678B2 (en) Clock gate latency modeling based on analytical frameworks
US8826215B1 (en) Routing centric design closure
US20160203254A1 (en) Methods for reducing congestion region in layout area of ic
US20110161904A1 (en) Method of semiconductor integrated circuit, and computer readable medium
CN105701269A (zh) 减小集成电路的版图面积的方法
US7512923B2 (en) Automatic estimation method, apparatus, and recording medium
JP2008129724A (ja) 半導体レイアウト設計装置
Chang et al. Interconnect-driven floorplanning with fast global wiring planning and optimization
JP2009301444A (ja) 素子配置配線装置、半導体集積回路の製造方法、素子配置配線方法、制御プログラム、および記録媒体
JP6485171B2 (ja) 順位付けプログラム、順位付け方法、および情報処理装置
US8756545B2 (en) Delay time calculating apparatus and method
US20180121575A1 (en) Critical path straightening system based on free-space aware and timing driven incremental placement
JP6620658B2 (ja) 遅延見積方法、遅延見積プログラム、及び遅延見積装置
CN120975030A (zh) 一种实时考虑模拟集成电路版图寄生的布线方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180123

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180123

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20181025

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20181112

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20190610