JP2017174394A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2017174394A5 JP2017174394A5 JP2016241633A JP2016241633A JP2017174394A5 JP 2017174394 A5 JP2017174394 A5 JP 2017174394A5 JP 2016241633 A JP2016241633 A JP 2016241633A JP 2016241633 A JP2016241633 A JP 2016241633A JP 2017174394 A5 JP2017174394 A5 JP 2017174394A5
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- clock
- control
- semiconductor integrated
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims 16
- 239000000758 substrate Substances 0.000 claims 5
- 238000000034 method Methods 0.000 claims 3
- 238000006243 chemical reaction Methods 0.000 claims 1
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US15/441,617 US10234891B2 (en) | 2016-03-16 | 2017-02-24 | Semiconductor integrated circuit, and method for supplying clock signals in semiconductor integrated circuit |
| US16/265,251 US10901453B2 (en) | 2016-03-16 | 2019-02-01 | Semiconductor integrated circuit, and method for supplying clock signals in semiconductor integrated circuit |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2016052602 | 2016-03-16 | ||
| JP2016052602 | 2016-03-16 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2019128917A Division JP6881514B2 (ja) | 2016-03-16 | 2019-07-11 | 半導体集積回路及び半導体集積回路のクロック供給方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2017174394A JP2017174394A (ja) | 2017-09-28 |
| JP2017174394A5 true JP2017174394A5 (cg-RX-API-DMAC7.html) | 2018-09-27 |
| JP6555239B2 JP6555239B2 (ja) | 2019-08-07 |
Family
ID=59972153
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016241633A Expired - Fee Related JP6555239B2 (ja) | 2016-03-16 | 2016-12-13 | 半導体集積回路及び半導体集積回路のクロック供給方法 |
| JP2019128917A Active JP6881514B2 (ja) | 2016-03-16 | 2019-07-11 | 半導体集積回路及び半導体集積回路のクロック供給方法 |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2019128917A Active JP6881514B2 (ja) | 2016-03-16 | 2019-07-11 | 半導体集積回路及び半導体集積回路のクロック供給方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (2) | JP6555239B2 (cg-RX-API-DMAC7.html) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10437545B2 (en) | 2016-12-28 | 2019-10-08 | Ricoh Company, Ltd. | Apparatus, system, and method for controlling display, and recording medium |
| JP6988221B2 (ja) | 2017-07-18 | 2022-01-05 | 株式会社リコー | 半導体集積回路 |
| BR112020003397A2 (pt) | 2018-12-29 | 2021-06-22 | Huawei Technologies Co., Ltd. | aparelho de divisão ótica |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05159080A (ja) * | 1991-12-05 | 1993-06-25 | Hitachi Ltd | 論理集積回路 |
| JP2000148282A (ja) * | 1998-11-10 | 2000-05-26 | Hitachi Ltd | 半導体装置及び当該装置を搭載したモジュール |
| JP2004159239A (ja) * | 2002-11-08 | 2004-06-03 | Renesas Technology Corp | 半導体集積回路 |
| WO2011155333A1 (ja) * | 2010-06-11 | 2011-12-15 | 株式会社日立製作所 | 半導体集積回路装置 |
| JP2013219442A (ja) * | 2012-04-05 | 2013-10-24 | Nikon Corp | 電子装置、イメージセンサおよび電子カメラ |
-
2016
- 2016-12-13 JP JP2016241633A patent/JP6555239B2/ja not_active Expired - Fee Related
-
2019
- 2019-07-11 JP JP2019128917A patent/JP6881514B2/ja active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9170769B2 (en) | Crosstalk mitigation in on-chip interfaces | |
| US10901453B2 (en) | Semiconductor integrated circuit, and method for supplying clock signals in semiconductor integrated circuit | |
| JP2010246092A5 (cg-RX-API-DMAC7.html) | ||
| TW201628341A (zh) | 串行發射器 | |
| GB2577234A (en) | Increasing resolution of on-chip timing uncertainty measurements | |
| JP2017174394A5 (cg-RX-API-DMAC7.html) | ||
| CN106788353A (zh) | 一种时钟偏斜纠正方法及电路、终端设备 | |
| US8633753B2 (en) | Clock distribution system and method for a multi-bit latch | |
| JP2015185769A (ja) | クロックツリーの単位セル回路、クロックツリー、及び、装置 | |
| WO2016178232A3 (en) | Ring oscillator test circuit | |
| US20150301505A1 (en) | Time-to-digital converter | |
| JP2007243945A5 (cg-RX-API-DMAC7.html) | ||
| ATE449462T1 (de) | Frequenzteilerschaltungen | |
| JP2017532850A (ja) | プログラマブル遅延回路ブロック | |
| JP6245063B2 (ja) | コンパレータシステム | |
| JP6467878B2 (ja) | マルチプレクサ | |
| Al-Alem et al. | Clock jitter correction circuit for high speed clock signals using delay units a nd time selection window | |
| JP2017526208A5 (cg-RX-API-DMAC7.html) | ||
| JP2015032950A (ja) | 遅延回路およびデジタル時間変換器 | |
| JP2013251892A5 (cg-RX-API-DMAC7.html) | ||
| US10069482B2 (en) | Delay line | |
| JP2013074351A5 (cg-RX-API-DMAC7.html) | ||
| US8933743B1 (en) | System and method for pre-skewing timing of differential signals | |
| JP7218289B2 (ja) | クロックイネーブラ回路 | |
| US20180115340A1 (en) | Receiving device, transmitting device, and semiconductor device and system using the same |