JP2017097633A - 車両制御装置 - Google Patents
車両制御装置 Download PDFInfo
- Publication number
- JP2017097633A JP2017097633A JP2015229375A JP2015229375A JP2017097633A JP 2017097633 A JP2017097633 A JP 2017097633A JP 2015229375 A JP2015229375 A JP 2015229375A JP 2015229375 A JP2015229375 A JP 2015229375A JP 2017097633 A JP2017097633 A JP 2017097633A
- Authority
- JP
- Japan
- Prior art keywords
- unit
- diagnosis
- area
- storage area
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
- G06F13/1663—Access to shared memory
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
- G06F11/2242—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors in multi-processor systems, e.g. one processor becoming the test master
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3466—Performance evaluation by tracing or monitoring
- G06F11/3495—Performance evaluation by tracing or monitoring for systems
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
- G06F3/0613—Improving I/O performance in relation to throughput
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Human Computer Interaction (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2015229375A JP2017097633A (ja) | 2015-11-25 | 2015-11-25 | 車両制御装置 |
| CN201680055509.3A CN108351840B (zh) | 2015-11-25 | 2016-10-26 | 车辆控制装置 |
| PCT/JP2016/081655 WO2017090364A1 (ja) | 2015-11-25 | 2016-10-26 | 車両制御装置 |
| EP16868313.4A EP3382562B1 (en) | 2015-11-25 | 2016-10-26 | Vehicle control device |
| US15/761,972 US10789184B2 (en) | 2015-11-25 | 2016-10-26 | Vehicle control device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2015229375A JP2017097633A (ja) | 2015-11-25 | 2015-11-25 | 車両制御装置 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2018181912A Division JP6654230B2 (ja) | 2018-09-27 | 2018-09-27 | 車両制御装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2017097633A true JP2017097633A (ja) | 2017-06-01 |
| JP2017097633A5 JP2017097633A5 (enExample) | 2018-04-19 |
Family
ID=58764185
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2015229375A Pending JP2017097633A (ja) | 2015-11-25 | 2015-11-25 | 車両制御装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US10789184B2 (enExample) |
| EP (1) | EP3382562B1 (enExample) |
| JP (1) | JP2017097633A (enExample) |
| CN (1) | CN108351840B (enExample) |
| WO (1) | WO2017090364A1 (enExample) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2020060928A (ja) * | 2018-10-10 | 2020-04-16 | トヨタ自動車株式会社 | モータ制御用の情報処理装置 |
| JP2020194357A (ja) * | 2019-05-28 | 2020-12-03 | 株式会社東芝 | 情報処理回路及び情報処理方法 |
| JP2021046799A (ja) * | 2019-09-17 | 2021-03-25 | 株式会社デンソー | 車載制御装置 |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11197136B2 (en) * | 2018-09-26 | 2021-12-07 | Micron Technology, Inc. | Accessing a memory resource at one or more physically remote entities |
| JP2022065218A (ja) * | 2019-03-05 | 2022-04-27 | 日立Astemo株式会社 | 車両制御装置 |
| EP3822786A1 (en) * | 2019-11-12 | 2021-05-19 | Visteon Global Technologies, Inc. | A data processing system and a method for controlling a data processing system |
| CN115349120A (zh) * | 2020-03-25 | 2022-11-15 | 三菱电机株式会社 | 信息处理装置、信息处理方法和信息处理程序 |
| CN113742795B (zh) | 2020-05-27 | 2024-07-02 | 台湾积体电路制造股份有限公司 | 对集成电路中的半导体存储器的安全级别进行认证的方法 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04125753A (ja) * | 1990-09-17 | 1992-04-27 | Fujitsu Ltd | メモリのオンライン診断方式 |
| JP2007066246A (ja) * | 2005-09-02 | 2007-03-15 | Hitachi Ltd | コントローラの自己診断システム及び方法 |
| JP2007226640A (ja) * | 2006-02-24 | 2007-09-06 | Nec Corp | メモリ診断処理回路およびメモリ診断処理方法 |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100230454B1 (ko) * | 1997-05-28 | 1999-11-15 | 윤종용 | 다중처리 시스템의 캐시메모리 검사방법 |
| JP2001167005A (ja) * | 1999-12-08 | 2001-06-22 | Nec Corp | メモリ診断方法とメモリ診断回路および半導体記憶装置 |
| US6763432B1 (en) * | 2000-06-09 | 2004-07-13 | International Business Machines Corporation | Cache memory system for selectively storing directory information for a higher level cache in portions of a lower level cache |
| US8219762B1 (en) * | 2004-08-13 | 2012-07-10 | Oracle America, Inc. | Computer system and method for leasing memory location to allow predictable access to memory location |
| FR2884629B1 (fr) * | 2005-04-15 | 2007-06-22 | Atmel Corp | Dispositif d'amelioration de la bande passante pour des circuits munis de controleurs memoires multiples |
| JP4979060B2 (ja) * | 2006-03-03 | 2012-07-18 | ルネサスエレクトロニクス株式会社 | 表示制御用半導体集積回路 |
| JP4458119B2 (ja) * | 2007-06-11 | 2010-04-28 | トヨタ自動車株式会社 | マルチプロセッサシステム及びその制御方法 |
| US8549208B2 (en) * | 2008-12-08 | 2013-10-01 | Teleputers, Llc | Cache memory having enhanced performance and security features |
| US9037928B2 (en) * | 2012-01-01 | 2015-05-19 | Mosys, Inc. | Memory device with background built-in self-testing and background built-in self-repair |
| WO2012095982A1 (ja) * | 2011-01-13 | 2012-07-19 | 富士通株式会社 | マルチコアプロセッサシステム、およびスケジューリング方法 |
| JP5745868B2 (ja) * | 2011-01-18 | 2015-07-08 | トヨタ自動車株式会社 | マルチプロセッサシステム |
| US20180107591A1 (en) * | 2011-04-06 | 2018-04-19 | P4tents1, LLC | System, method and computer program product for fetching data between an execution of a plurality of threads |
| JP5816572B2 (ja) * | 2012-02-23 | 2015-11-18 | 日立オートモティブシステムズ株式会社 | 車両用制御装置 |
| US20140310488A1 (en) * | 2013-04-11 | 2014-10-16 | Transparent Io, Inc. | Logical Unit Management using Differencing |
| JP6145345B2 (ja) | 2013-07-22 | 2017-06-07 | 日立オートモティブシステムズ株式会社 | 自動車用電子制御装置 |
| US9213634B2 (en) * | 2013-11-22 | 2015-12-15 | Apple Inc. | Efficient reuse of segments in nonoverwrite storage systems |
| JP6243266B2 (ja) * | 2014-03-20 | 2017-12-06 | 日立オートモティブシステムズ株式会社 | 電子制御装置及びメモリ診断方法 |
| US9449717B2 (en) * | 2014-06-20 | 2016-09-20 | Arm Limited | Memory built-in self-test for a data processing apparatus |
-
2015
- 2015-11-25 JP JP2015229375A patent/JP2017097633A/ja active Pending
-
2016
- 2016-10-26 CN CN201680055509.3A patent/CN108351840B/zh active Active
- 2016-10-26 WO PCT/JP2016/081655 patent/WO2017090364A1/ja not_active Ceased
- 2016-10-26 EP EP16868313.4A patent/EP3382562B1/en active Active
- 2016-10-26 US US15/761,972 patent/US10789184B2/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04125753A (ja) * | 1990-09-17 | 1992-04-27 | Fujitsu Ltd | メモリのオンライン診断方式 |
| JP2007066246A (ja) * | 2005-09-02 | 2007-03-15 | Hitachi Ltd | コントローラの自己診断システム及び方法 |
| JP2007226640A (ja) * | 2006-02-24 | 2007-09-06 | Nec Corp | メモリ診断処理回路およびメモリ診断処理方法 |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2020060928A (ja) * | 2018-10-10 | 2020-04-16 | トヨタ自動車株式会社 | モータ制御用の情報処理装置 |
| JP7176341B2 (ja) | 2018-10-10 | 2022-11-22 | 株式会社デンソー | モータ制御用の情報処理装置 |
| JP2020194357A (ja) * | 2019-05-28 | 2020-12-03 | 株式会社東芝 | 情報処理回路及び情報処理方法 |
| JP7235591B2 (ja) | 2019-05-28 | 2023-03-08 | 株式会社東芝 | 情報処理回路及び情報処理方法 |
| JP2021046799A (ja) * | 2019-09-17 | 2021-03-25 | 株式会社デンソー | 車載制御装置 |
| JP7259666B2 (ja) | 2019-09-17 | 2023-04-18 | 株式会社デンソー | 車載制御装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108351840A (zh) | 2018-07-31 |
| CN108351840B (zh) | 2022-06-10 |
| EP3382562A1 (en) | 2018-10-03 |
| EP3382562A4 (en) | 2019-09-04 |
| EP3382562B1 (en) | 2022-12-07 |
| US20180253390A1 (en) | 2018-09-06 |
| US10789184B2 (en) | 2020-09-29 |
| WO2017090364A1 (ja) | 2017-06-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2017097633A (ja) | 車両制御装置 | |
| JP7087029B2 (ja) | 中央処理装置(cpu)と補助プロセッサとの間の改善した関数コールバック機構 | |
| JP5776688B2 (ja) | 情報処理装置及びタスク切り替え方法 | |
| US10705993B2 (en) | Programming and controlling compute units in an integrated circuit | |
| WO2020177577A1 (zh) | 一种控制器加载多核固件的方法、装置及计算机设备 | |
| JP2013225208A (ja) | 情報処理装置、情報処理方法、及びプログラム | |
| JP6654230B2 (ja) | 車両制御装置 | |
| EP2643576B1 (en) | Method for enabling calibration during start-up of a micro controller unit and integrated circuit therefor | |
| JP2015035007A (ja) | コンピュータ、制御プログラム、及びダンプ制御方法 | |
| JP6243266B2 (ja) | 電子制御装置及びメモリ診断方法 | |
| CN109960567B (zh) | 半导体设备 | |
| JP5644380B2 (ja) | 情報処理装置 | |
| JP6365387B2 (ja) | 電子制御装置 | |
| JP2013061783A (ja) | マルチコア・プロセッサ | |
| CN109358903B (zh) | 数据访问设备和访问错误通知方法 | |
| CN111221701A (zh) | 一种芯片及其电路逻辑重构系统 | |
| US11003474B2 (en) | Semiconductor device for providing a virtualization technique | |
| KR101395007B1 (ko) | 복수의 프로세서를 이용한 스냅샷 이미지 처리 장치 및 방법 | |
| JP2020030507A (ja) | マルチコア制御装置 | |
| US20150058505A1 (en) | Method for operating a buffer memory of a data processing system and data processing system | |
| CN114327253A (zh) | 数据迁移方法、装置、电子设备及存储介质 | |
| CN115993994A (zh) | 系统加速方法、装置、电子设备及存储介质 | |
| CN118260057A (zh) | 多核操作系统中芯片配置方法、装置、设备、存储介质及车辆 | |
| CN118227278A (zh) | 重复线程的调度 | |
| JP2012141721A (ja) | 組込制御装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180305 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20180305 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180424 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180528 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20180710 |