JP2016537818A5 - - Google Patents

Download PDF

Info

Publication number
JP2016537818A5
JP2016537818A5 JP2016532536A JP2016532536A JP2016537818A5 JP 2016537818 A5 JP2016537818 A5 JP 2016537818A5 JP 2016532536 A JP2016532536 A JP 2016532536A JP 2016532536 A JP2016532536 A JP 2016532536A JP 2016537818 A5 JP2016537818 A5 JP 2016537818A5
Authority
JP
Japan
Prior art keywords
fin structure
single crystal
temperature
implanting
fin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2016532536A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016537818A (ja
Filing date
Publication date
Priority claimed from US14/269,828 external-priority patent/US20150145069A1/en
Application filed filed Critical
Publication of JP2016537818A publication Critical patent/JP2016537818A/ja
Publication of JP2016537818A5 publication Critical patent/JP2016537818A5/ja
Pending legal-status Critical Current

Links

JP2016532536A 2013-11-22 2014-10-17 シリコンゲルマニウムFinFET形成 Pending JP2016537818A (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201361908003P 2013-11-22 2013-11-22
US61/908,003 2013-11-22
US14/269,828 2014-05-05
US14/269,828 US20150145069A1 (en) 2013-11-22 2014-05-05 Silicon germanium finfet formation
PCT/US2014/061226 WO2015076957A1 (en) 2013-11-22 2014-10-17 Silicon germanium finfet formation

Publications (2)

Publication Number Publication Date
JP2016537818A JP2016537818A (ja) 2016-12-01
JP2016537818A5 true JP2016537818A5 (enExample) 2017-11-09

Family

ID=51799344

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016532536A Pending JP2016537818A (ja) 2013-11-22 2014-10-17 シリコンゲルマニウムFinFET形成

Country Status (5)

Country Link
US (2) US20150145069A1 (enExample)
EP (1) EP3072157A1 (enExample)
JP (1) JP2016537818A (enExample)
CN (1) CN105745757A (enExample)
WO (1) WO2015076957A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9679899B2 (en) 2015-08-24 2017-06-13 Stmicroelectronics, Inc. Co-integration of tensile silicon and compressive silicon germanium
US9735155B2 (en) 2015-12-14 2017-08-15 International Business Machines Corporation Bulk silicon germanium FinFET
US9680019B1 (en) * 2016-07-20 2017-06-13 Globalfoundries Inc. Fin-type field-effect transistors with strained channels

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040206951A1 (en) * 2003-04-18 2004-10-21 Mirabedini Mohammad R. Ion implantation in channel region of CMOS device for enhanced carrier mobility
US20060163581A1 (en) * 2005-01-24 2006-07-27 Lsi Logic Corporation Fabrication of strained silicon film via implantation at elevated substrate temperatures
US20070257315A1 (en) * 2006-05-04 2007-11-08 International Business Machines Corporation Ion implantation combined with in situ or ex situ heat treatment for improved field effect transistors
US7629220B2 (en) * 2006-06-30 2009-12-08 Freescale Semiconductor, Inc. Method for forming a semiconductor device and structure thereof
US7767560B2 (en) * 2007-09-29 2010-08-03 Intel Corporation Three dimensional strained quantum wells and three dimensional strained surface channels by Ge confinement method
US8557692B2 (en) * 2010-01-12 2013-10-15 Taiwan Semiconductor Manufacturing Company, Ltd. FinFET LDD and source drain implant technique
US8709928B2 (en) * 2010-01-19 2014-04-29 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor fin device and method for forming the same using high tilt angle implant
US8598025B2 (en) * 2010-11-15 2013-12-03 Varian Semiconductor Equipment Associates, Inc. Doping of planar or three-dimensional structures at elevated temperatures
CN102779753B (zh) * 2011-05-12 2015-05-06 中芯国际集成电路制造(上海)有限公司 半导体器件制造方法
CN103021827B (zh) * 2011-09-27 2015-07-08 中芯国际集成电路制造(上海)有限公司 鳍式场效应管、cmos鳍式场效应管的形成方法
CN103187297B (zh) * 2011-12-31 2016-06-29 中芯国际集成电路制造(上海)有限公司 鳍式场效应晶体管的制作方法
US8722431B2 (en) * 2012-03-22 2014-05-13 Varian Semiconductor Equipment Associates, Inc. FinFET device fabrication using thermal implantation
US8946792B2 (en) * 2012-11-26 2015-02-03 International Business Machines Corporation Dummy fin formation by gas cluster ion beam
US9299564B2 (en) * 2012-12-12 2016-03-29 Varian Semiconductor Equipment Associates, Inc. Ion implant for defect control
US9299809B2 (en) * 2012-12-17 2016-03-29 Globalfoundries Inc. Methods of forming fins for a FinFET device wherein the fins have a high germanium content
US8957476B2 (en) * 2012-12-20 2015-02-17 Intel Corporation Conversion of thin transistor elements from silicon to silicon germanium
US9299840B2 (en) * 2013-03-08 2016-03-29 Taiwan Semiconductor Manufacturing Company, Ltd. FinFETs and methods for forming the same
US8895395B1 (en) * 2013-06-06 2014-11-25 International Business Machines Corporation Reduced resistance SiGe FinFET devices and method of forming same
US8952420B1 (en) * 2013-07-29 2015-02-10 Stmicroelectronics, Inc. Method to induce strain in 3-D microfabricated structures
US9142650B2 (en) * 2013-09-18 2015-09-22 Taiwan Semiconductor Manufacturing Company Limited Tilt implantation for forming FinFETs
CN103972104A (zh) * 2014-05-05 2014-08-06 清华大学 具有SiGe沟道的鳍式场效应晶体管及其形成方法

Similar Documents

Publication Publication Date Title
JP2017535958A5 (enExample)
JP2017501586A5 (enExample)
JP2017512383A5 (enExample)
Radamson et al. The challenges of advanced CMOS process from 2D to 3D
JP2015520949A5 (enExample)
JP2017505544A5 (enExample)
JP2016513364A5 (enExample)
TW200802616A (en) Method for forming a semiconductor device and structure thereof
JP2016540378A5 (enExample)
US7888736B2 (en) MUGFET with optimized fill structures
KR102201606B1 (ko) Cmos에 대한 2-축 인장 변형된 ge 채널
JP2012216806A5 (enExample)
JP2014146840A5 (enExample)
JP2016139777A5 (ja) 半導体装置および半導体装置の作製方法
WO2014150933A1 (en) Fin-type semiconductor device
EP3050090A1 (en) Methods of forming dislocation enhanced strain in nmos structures
JP2015535147A5 (enExample)
GB2549621A (en) Bottom-up metal gate formation on replacement metal gate finfet devices
JP2016537818A5 (enExample)
JP2016063227A5 (enExample)
JP2014241409A5 (ja) 酸化物半導体膜の作製方法
JP2017520910A5 (enExample)
IN2014CN01099A (enExample)
CN106601678B (zh) 一种半导体器件及其制备方法、电子装置
WO2017048259A8 (en) Methods for doping a sub-fin region of a semiconductor fin structure and devices containing the same