JP2016533662A5 - - Google Patents

Download PDF

Info

Publication number
JP2016533662A5
JP2016533662A5 JP2016519823A JP2016519823A JP2016533662A5 JP 2016533662 A5 JP2016533662 A5 JP 2016533662A5 JP 2016519823 A JP2016519823 A JP 2016519823A JP 2016519823 A JP2016519823 A JP 2016519823A JP 2016533662 A5 JP2016533662 A5 JP 2016533662A5
Authority
JP
Japan
Prior art keywords
circuit
supply voltage
pair
output
supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2016519823A
Other languages
English (en)
Japanese (ja)
Other versions
JP6685221B2 (ja
JP2016533662A (ja
Filing date
Publication date
Priority claimed from US14/043,565 external-priority patent/US9000799B1/en
Application filed filed Critical
Publication of JP2016533662A publication Critical patent/JP2016533662A/ja
Publication of JP2016533662A5 publication Critical patent/JP2016533662A5/ja
Application granted granted Critical
Publication of JP6685221B2 publication Critical patent/JP6685221B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2016519823A 2013-10-01 2014-09-29 パワーアップ及びパワーダウンシーケンスの間の電流制御 Active JP6685221B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/043,565 2013-10-01
US14/043,565 US9000799B1 (en) 2013-10-01 2013-10-01 Method to achieve true fail safe compliance and ultra low pin current during power-up sequencing for mobile interfaces
PCT/US2014/058011 WO2015050812A1 (en) 2013-10-01 2014-09-29 Controlling current during power-up and power -down sequences

Publications (3)

Publication Number Publication Date
JP2016533662A JP2016533662A (ja) 2016-10-27
JP2016533662A5 true JP2016533662A5 (enExample) 2017-11-02
JP6685221B2 JP6685221B2 (ja) 2020-04-22

Family

ID=52739504

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016519823A Active JP6685221B2 (ja) 2013-10-01 2014-09-29 パワーアップ及びパワーダウンシーケンスの間の電流制御

Country Status (5)

Country Link
US (1) US9000799B1 (enExample)
EP (1) EP3053271B1 (enExample)
JP (1) JP6685221B2 (enExample)
CN (1) CN105794111B (enExample)
WO (1) WO2015050812A1 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9800230B1 (en) 2016-06-29 2017-10-24 Qualcomm Incorporated Latch-based power-on checker
US10686438B2 (en) * 2017-08-29 2020-06-16 Taiwan Semiconductor Manufacturing Co., Ltd. Glitch preventing input/output circuits
DE102018110561A1 (de) 2017-08-29 2019-02-28 Taiwan Semiconductor Manufacturing Co., Ltd. Störimpuls-verhindernde eingabe/ausgabe-schaltungen
US10666257B1 (en) 2018-11-02 2020-05-26 Texas Instruments Incorporated Failsafe, ultra-wide voltage input output interface using low-voltage gate oxide transistors
US10673436B1 (en) * 2018-11-30 2020-06-02 Texas Instruments Incorporated Failsafe device
US10707876B1 (en) * 2019-01-18 2020-07-07 Qualcomm Incorporated High-voltage and low-voltage signaling output driver
EP3863179A1 (en) * 2020-02-06 2021-08-11 Nexperia B.V. Dual power supply detection circuit
US11132010B1 (en) * 2020-06-18 2021-09-28 Apple Inc. Power down detection for non-destructive isolation signal generation
US11711076B2 (en) 2021-04-30 2023-07-25 Taiwan Semiconductor Manufacturing Company, Ltd. Power on control circuits and methods of operating the same
US12160237B2 (en) * 2021-06-24 2024-12-03 Stmicroelectronics International N.V. Integrated circuit with output driver that compensates for supply voltage variations
CN116224018B (zh) * 2022-12-28 2025-09-16 中科亿海微电子科技（苏州）有限公司 一种芯片上电检测电路、方法及fpga芯片

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5345422A (en) * 1990-07-31 1994-09-06 Texas Instruments Incorporated Power up detection circuit
US6204701B1 (en) * 1994-05-31 2001-03-20 Texas Instruments Incorporated Power up detection circuit
US6826730B2 (en) * 1998-12-15 2004-11-30 Texas Instruments Incorporated System and method for controlling current in an integrated circuit
US6271679B1 (en) * 1999-03-24 2001-08-07 Altera Corporation I/O cell configuration for multiple I/O standards
US6388469B1 (en) * 1999-08-13 2002-05-14 Cypress Semiconductor Corp. Multiple power supply output driver
US6323704B1 (en) * 2000-08-08 2001-11-27 Motorola Inc. Multiple voltage compatible I/O buffer
FR2822956B1 (fr) * 2001-04-02 2003-06-06 St Microelectronics Sa Dispositif de detection d'alimentation
US6882200B2 (en) * 2001-07-23 2005-04-19 Intel Corporation Controlling signal states and leakage current during a sleep mode
US6853221B1 (en) * 2001-10-23 2005-02-08 National Semiconductor Corporation Power-up detection circuit with low current draw for dual power supply circuits
US6586974B1 (en) * 2002-05-08 2003-07-01 Agilent Technologies, Inc. Method for reducing short circuit current during power up and power down for high voltage pad drivers with analog slew rate control
US6856168B2 (en) * 2002-08-12 2005-02-15 Broadcom Corporation 5 Volt tolerant IO scheme using low-voltage devices
JP2004179470A (ja) * 2002-11-28 2004-06-24 Sharp Corp 半導体入出力回路
CN100413073C (zh) * 2005-03-30 2008-08-20 中芯国际集成电路制造(上海)有限公司 用于避免多电源输入/输出的瞬态短路电流的集成电路
JP2006352204A (ja) * 2005-06-13 2006-12-28 Seiko Epson Corp 電位検出回路及びそれを備える半導体集積回路
RU2308146C2 (ru) * 2005-12-13 2007-10-10 Общество с ограниченной ответственностью "Юник Ай Сиз" Устройство защиты выводов интегральных схем со структурой мдп от электростатических разрядов
JP4160088B2 (ja) * 2006-09-13 2008-10-01 株式会社ルネサステクノロジ 半導体装置
US7873854B2 (en) * 2007-10-01 2011-01-18 Silicon Laboratories Inc. System for monitoring power supply voltage
US7786760B2 (en) * 2007-10-24 2010-08-31 National Sun Yat-Sen University I/O buffer circuit
US7839174B2 (en) * 2008-12-09 2010-11-23 Himax Technologies Limited Mixed-voltage tolerant I/O buffer and output buffer circuit thereof
US8004312B2 (en) * 2009-01-15 2011-08-23 Lsi Corporation Fail safe I/O driver with pad feedback slew rate control
US8063674B2 (en) * 2009-02-04 2011-11-22 Qualcomm Incorporated Multiple supply-voltage power-up/down detectors
US20100264975A1 (en) * 2009-04-17 2010-10-21 Scott Gregory S Level Shifter with Rise/Fall Delay Matching
KR20100116253A (ko) * 2009-04-22 2010-11-01 삼성전자주식회사 입출력 회로 및 이를 포함하는 집적회로 장치
US8421516B2 (en) 2009-10-23 2013-04-16 Arm Limited Apparatus and method providing an interface between a first voltage domain and a second voltage domain
US8675420B2 (en) * 2011-05-26 2014-03-18 Micron Technology, Inc. Devices and systems including enabling circuits

Similar Documents

Publication Publication Date Title
JP2016533662A5 (enExample)
EP3197051B1 (en) Driving circuit for non-volatile memory
CN104137418B (zh) 开关电路
JP2013009285A5 (enExample)
JP2018530298A5 (enExample)
JP2012256412A5 (enExample)
JP2016533662A (ja) パワーアップ及びパワーダウンシーケンスの間の電流制御
JP2012191705A (ja) 電源切換回路
TW201624477A (zh) 單端位線記憶體的具有動態參考電壓的差動傳感電路
KR20140104352A (ko) 레벨 시프트 회로
JP2016526859A5 (enExample)
US9362867B2 (en) Amplification circuit adjusting duty cycle of output signal
CN103269217B (zh) 输出缓冲器
JP2016006710A5 (enExample)
JP6417781B2 (ja) 半導体装置
JP2020025342A (ja) 半導体回路、電圧検出回路、及び電圧判定回路
US9172366B2 (en) Collector current driver for a bipolar junction transistor temperature transducer
WO2008114342A1 (ja) 電源スイッチ回路及び半導体集積回路装置
US9454174B2 (en) Power supply voltage monitoring circuit, and electronic circuit including the power supply voltage monitoring circuit
JP6452981B2 (ja) 送信駆動回路および半導体集積回路装置
ATE456191T1 (de) Vor batterieverpolung geschützte logikausgangsstufe einer integrierten schaltung
US20140035624A1 (en) Circuit
US9431890B2 (en) Apparatuses and methods for converting single input voltage regulators to dual input voltage regulators
US9438215B2 (en) Buffer circuit for buffering and settling input voltage to target voltage level and operation method thereof
US9507361B2 (en) Initialization signal generation circuits and semiconductor devices including the same