JP2016518666A5 - - Google Patents

Download PDF

Info

Publication number
JP2016518666A5
JP2016518666A5 JP2016510832A JP2016510832A JP2016518666A5 JP 2016518666 A5 JP2016518666 A5 JP 2016518666A5 JP 2016510832 A JP2016510832 A JP 2016510832A JP 2016510832 A JP2016510832 A JP 2016510832A JP 2016518666 A5 JP2016518666 A5 JP 2016518666A5
Authority
JP
Japan
Prior art keywords
modules
power
power mode
module
cdc
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2016510832A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016518666A (ja
JP5989938B2 (ja
Filing date
Publication date
Priority claimed from US13/901,511 external-priority patent/US9305632B2/en
Application filed filed Critical
Publication of JP2016518666A publication Critical patent/JP2016518666A/ja
Publication of JP2016518666A5 publication Critical patent/JP2016518666A5/ja
Application granted granted Critical
Publication of JP5989938B2 publication Critical patent/JP5989938B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2016510832A 2013-04-29 2014-04-29 周波数電力マネージャ Active JP5989938B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201361817130P 2013-04-29 2013-04-29
US61/817,130 2013-04-29
US13/901,511 2013-05-23
US13/901,511 US9305632B2 (en) 2013-04-29 2013-05-23 Frequency power manager
PCT/US2014/035931 WO2014179347A1 (en) 2013-04-29 2014-04-29 Frequency power manager

Publications (3)

Publication Number Publication Date
JP2016518666A JP2016518666A (ja) 2016-06-23
JP2016518666A5 true JP2016518666A5 (enExample) 2016-08-04
JP5989938B2 JP5989938B2 (ja) 2016-09-07

Family

ID=51789152

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016510832A Active JP5989938B2 (ja) 2013-04-29 2014-04-29 周波数電力マネージャ

Country Status (6)

Country Link
US (1) US9305632B2 (enExample)
EP (1) EP2992400B1 (enExample)
JP (1) JP5989938B2 (enExample)
KR (1) KR101720164B1 (enExample)
CN (1) CN105164605B (enExample)
WO (1) WO2014179347A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9471078B1 (en) 2015-03-31 2016-10-18 Qualcomm Incorporated Ultra low power low drop-out regulators
US10601655B2 (en) 2015-12-04 2020-03-24 Skyworks Solutions, Inc. Dynamic multiplexer configuration process
US11636054B2 (en) * 2021-03-31 2023-04-25 Advanced Micro Devices, Inc. Memory controller power states

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6178517B1 (en) 1998-07-24 2001-01-23 International Business Machines Corporation High bandwidth DRAM with low operating power modes
US6694442B2 (en) * 2000-12-18 2004-02-17 Asustek Computer Inc. Method for saving power in a computer by idling system controller and reducing frequency of host clock signal used by system controller
US7502817B2 (en) * 2001-10-26 2009-03-10 Qualcomm Incorporated Method and apparatus for partitioning memory in a telecommunication device
US7870407B2 (en) 2007-05-18 2011-01-11 Advanced Micro Devices, Inc. Dynamic processor power management device and method thereof
US7962770B2 (en) * 2007-12-19 2011-06-14 International Business Machines Corporation Dynamic processor reconfiguration for low power without reducing performance based on workload execution characteristics
US8775839B2 (en) 2008-02-08 2014-07-08 Texas Instruments Incorporated Global hardware supervised power transition management circuits, processes and systems
US20090292934A1 (en) * 2008-05-22 2009-11-26 Ati Technologies Ulc Integrated circuit with secondary-memory controller for providing a sleep state for reduced power consumption and method therefor
IT1394342B1 (it) 2009-06-15 2012-06-06 St Microelectronics Srl "risparmio energetico in sistemi on-chip"
US8856458B2 (en) * 2009-12-15 2014-10-07 Advanced Micro Devices, Inc. Polymorphous signal interface between processing units
US9171165B2 (en) * 2009-12-23 2015-10-27 Intel Corporation Methods, systems, and apparatuses to facilitate configuration of a hardware device in a platform
US8990591B2 (en) 2009-12-31 2015-03-24 Intel Corporation Power management system for selectively changing the power state of devices using an OS power management framework and non-OS power management framework
JP5610566B2 (ja) * 2010-02-22 2014-10-22 ルネサスエレクトロニクス株式会社 半導体装置及びデータ処理システム
US8812889B2 (en) 2010-05-05 2014-08-19 Broadcom Corporation Memory power manager
US8510582B2 (en) * 2010-07-21 2013-08-13 Advanced Micro Devices, Inc. Managing current and power in a computing system
US8799685B2 (en) 2010-08-25 2014-08-05 Advanced Micro Devices, Inc. Circuits and methods for providing adjustable power consumption
US8356155B2 (en) 2010-09-13 2013-01-15 Advanced Micro Devices, Inc. Dynamic RAM Phy interface with configurable power states
EP2523120A1 (en) * 2011-05-12 2012-11-14 Imec Microcomputer architecture for low power efficient baseband processing
US8687451B2 (en) 2011-07-26 2014-04-01 Inphi Corporation Power management in semiconductor memory system
US8984313B2 (en) * 2012-08-31 2015-03-17 Intel Corporation Configuring power management functionality in a processor including a plurality of cores by utilizing a register to store a power domain indicator

Similar Documents

Publication Publication Date Title
CN109075789B (zh) 一种功率多路复用系统及方法
JP6577728B2 (ja) タイミングマージンを適応的に補正するメモリ装置およびそれを含む集積回路
TWI596468B (zh) 對於系統單晶片中的記憶體存取之功率管理的技術
KR102190453B1 (ko) 전력 관리 장치 및 이를 포함하는 시스템 온 칩
CN107431354B (zh) 在电力轨控制系统中提供电流跨导保护
KR102161083B1 (ko) 반도체 메모리 장치
TW201312336A (zh) 使用粗調時脈閘之動態頻率控制
EP3189394B1 (en) Supply voltage node coupling using a switch
US9549373B2 (en) Method for waking a data transceiver through data reception
CN105981104A (zh) 用于存储器的自适应写入辅助的设备
JP2016518666A5 (enExample)
JP2016514316A (ja) 双方向バス上の信号をバス速度に基づいて選択的に終端するための方法および装置
EP3437101B1 (en) Leakage-aware activation control of a delayed keeper circuit for a dynamic read operation in a memory bit cell
EP2777156B1 (en) Oscillator based frequency locked loop
JP5989938B2 (ja) 周波数電力マネージャ
JP2017049972A (ja) 電子システム及び関連するクロック管理方法
US9024668B1 (en) Clock generator
KR20180040583A (ko) 전력 구동 회로들에 전압들을 제공하는 레이트를 제어하기 위한 스위치드 전력 제어 회로들, 및 관련 시스템들 및 방법들
US9529405B2 (en) Subsystem idle aggregation
JP2015153236A5 (enExample)
US8552786B1 (en) System and method of adjusting current drawn by an integrated circuit based on frequencies of clock signals