KR101720164B1 - 주파수 전력 매니저 - Google Patents

주파수 전력 매니저 Download PDF

Info

Publication number
KR101720164B1
KR101720164B1 KR1020157033612A KR20157033612A KR101720164B1 KR 101720164 B1 KR101720164 B1 KR 101720164B1 KR 1020157033612 A KR1020157033612 A KR 1020157033612A KR 20157033612 A KR20157033612 A KR 20157033612A KR 101720164 B1 KR101720164 B1 KR 101720164B1
Authority
KR
South Korea
Prior art keywords
modules
power
power mode
cdc
low
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020157033612A
Other languages
English (en)
Korean (ko)
Other versions
KR20160004342A (ko
Inventor
지샨 샤파크 시에드
난 첸
용 수
마이클 토마스 퍼트슈
보리스 디미트로브 안드리브
치킨 첸
창기 권
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20160004342A publication Critical patent/KR20160004342A/ko
Application granted granted Critical
Publication of KR101720164B1 publication Critical patent/KR101720164B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4074—Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3275—Power saving in memory, e.g. RAM, cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • Y02B60/1228—
    • Y02B60/1282—
    • Y02B60/32—
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Circuits Of Receivers In General (AREA)
  • Dc-Dc Converters (AREA)
  • Power Sources (AREA)
  • Electrotherapy Devices (AREA)
KR1020157033612A 2013-04-29 2014-04-29 주파수 전력 매니저 Active KR101720164B1 (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201361817130P 2013-04-29 2013-04-29
US61/817,130 2013-04-29
US13/901,511 2013-05-23
US13/901,511 US9305632B2 (en) 2013-04-29 2013-05-23 Frequency power manager
PCT/US2014/035931 WO2014179347A1 (en) 2013-04-29 2014-04-29 Frequency power manager

Publications (2)

Publication Number Publication Date
KR20160004342A KR20160004342A (ko) 2016-01-12
KR101720164B1 true KR101720164B1 (ko) 2017-03-27

Family

ID=51789152

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020157033612A Active KR101720164B1 (ko) 2013-04-29 2014-04-29 주파수 전력 매니저

Country Status (6)

Country Link
US (1) US9305632B2 (enExample)
EP (1) EP2992400B1 (enExample)
JP (1) JP5989938B2 (enExample)
KR (1) KR101720164B1 (enExample)
CN (1) CN105164605B (enExample)
WO (1) WO2014179347A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9471078B1 (en) 2015-03-31 2016-10-18 Qualcomm Incorporated Ultra low power low drop-out regulators
US10601655B2 (en) 2015-12-04 2020-03-24 Skyworks Solutions, Inc. Dynamic multiplexer configuration process
US11636054B2 (en) * 2021-03-31 2023-04-25 Advanced Micro Devices, Inc. Memory controller power states

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110145492A1 (en) 2009-12-15 2011-06-16 Advanced Micro Devices, Inc. Polymorphous signal interface between processing units

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6178517B1 (en) 1998-07-24 2001-01-23 International Business Machines Corporation High bandwidth DRAM with low operating power modes
US6694442B2 (en) * 2000-12-18 2004-02-17 Asustek Computer Inc. Method for saving power in a computer by idling system controller and reducing frequency of host clock signal used by system controller
US7502817B2 (en) * 2001-10-26 2009-03-10 Qualcomm Incorporated Method and apparatus for partitioning memory in a telecommunication device
US7870407B2 (en) 2007-05-18 2011-01-11 Advanced Micro Devices, Inc. Dynamic processor power management device and method thereof
US7962770B2 (en) * 2007-12-19 2011-06-14 International Business Machines Corporation Dynamic processor reconfiguration for low power without reducing performance based on workload execution characteristics
US8775839B2 (en) 2008-02-08 2014-07-08 Texas Instruments Incorporated Global hardware supervised power transition management circuits, processes and systems
US20090292934A1 (en) * 2008-05-22 2009-11-26 Ati Technologies Ulc Integrated circuit with secondary-memory controller for providing a sleep state for reduced power consumption and method therefor
IT1394342B1 (it) 2009-06-15 2012-06-06 St Microelectronics Srl "risparmio energetico in sistemi on-chip"
US9171165B2 (en) * 2009-12-23 2015-10-27 Intel Corporation Methods, systems, and apparatuses to facilitate configuration of a hardware device in a platform
US8990591B2 (en) 2009-12-31 2015-03-24 Intel Corporation Power management system for selectively changing the power state of devices using an OS power management framework and non-OS power management framework
JP5610566B2 (ja) * 2010-02-22 2014-10-22 ルネサスエレクトロニクス株式会社 半導体装置及びデータ処理システム
US8812889B2 (en) 2010-05-05 2014-08-19 Broadcom Corporation Memory power manager
US8510582B2 (en) * 2010-07-21 2013-08-13 Advanced Micro Devices, Inc. Managing current and power in a computing system
US8799685B2 (en) 2010-08-25 2014-08-05 Advanced Micro Devices, Inc. Circuits and methods for providing adjustable power consumption
US8356155B2 (en) 2010-09-13 2013-01-15 Advanced Micro Devices, Inc. Dynamic RAM Phy interface with configurable power states
EP2523120A1 (en) * 2011-05-12 2012-11-14 Imec Microcomputer architecture for low power efficient baseband processing
US8687451B2 (en) 2011-07-26 2014-04-01 Inphi Corporation Power management in semiconductor memory system
US8984313B2 (en) * 2012-08-31 2015-03-17 Intel Corporation Configuring power management functionality in a processor including a plurality of cores by utilizing a register to store a power domain indicator

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110145492A1 (en) 2009-12-15 2011-06-16 Advanced Micro Devices, Inc. Polymorphous signal interface between processing units

Also Published As

Publication number Publication date
JP2016518666A (ja) 2016-06-23
JP5989938B2 (ja) 2016-09-07
CN105164605A (zh) 2015-12-16
EP2992400A1 (en) 2016-03-09
US9305632B2 (en) 2016-04-05
WO2014179347A1 (en) 2014-11-06
EP2992400B1 (en) 2019-12-18
US20140321227A1 (en) 2014-10-30
KR20160004342A (ko) 2016-01-12
CN105164605B (zh) 2018-02-06

Similar Documents

Publication Publication Date Title
US8275560B2 (en) Power measurement techniques of a system-on-chip (SOC)
KR101519023B1 (ko) 버스 상호접속부를 위한 버스 클록 주파수 스케일링 및 관련 디바이스들, 시스템들 및 방법들
US9785211B2 (en) Independent power collapse methodology
US9733957B2 (en) Frequency and power management
CN107003707B (zh) 具有用于逻辑和存储器的独立功率域和拆分式电源轨的集成系统
US9323312B2 (en) System and methods for delaying interrupts in a microcontroller system
US11870442B2 (en) Hybrid pulse/two-stage data latch
KR101720164B1 (ko) 주파수 전력 매니저
US11899523B2 (en) Synchronizing power state changes between multiple dies
JP6158960B2 (ja) 双方向バス上の信号をバス速度に基づいて選択的に終端するための方法および装置
WO2019221923A1 (en) Voltage rail coupling sequencing based on upstream voltage rail coupling status
US9223384B2 (en) Synthesizing intermediate performance levels in integrated circuits, and related processor systems, methods, and computer-readable media
WO2018044482A1 (en) Segregated test mode clock gating circuits in a clock distribution network of a circuit for controlling power consumption during testing
US20090150702A1 (en) Controlling auxiliary power to logic devices
EP3335093B1 (en) Switched power control circuits for controlling the rate of providing voltages to powered circuits, and related systems and methods
JP2016518666A5 (enExample)

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20151125

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
A302 Request for accelerated examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20160603

Comment text: Request for Examination of Application

PA0302 Request for accelerated examination

Patent event date: 20160603

Patent event code: PA03022R01D

Comment text: Request for Accelerated Examination

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20160613

Patent event code: PE09021S01D

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20160929

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20170310

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20170321

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20170322

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20211229

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20221221

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20241223

Start annual number: 9

End annual number: 9