JP5989938B2 - 周波数電力マネージャ - Google Patents

周波数電力マネージャ Download PDF

Info

Publication number
JP5989938B2
JP5989938B2 JP2016510832A JP2016510832A JP5989938B2 JP 5989938 B2 JP5989938 B2 JP 5989938B2 JP 2016510832 A JP2016510832 A JP 2016510832A JP 2016510832 A JP2016510832 A JP 2016510832A JP 5989938 B2 JP5989938 B2 JP 5989938B2
Authority
JP
Japan
Prior art keywords
modules
power
power mode
module
cdc
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2016510832A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016518666A (ja
JP2016518666A5 (enExample
Inventor
シェイド、ジースハン・シャファク
チェン、ナン
シュ、ヨン
フェルッチュ、マイケル・トーマス
アンドレーブ、ボリス・ディミトゥロフ
チェン、ジキン
クウォン、チャン・キ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2016518666A publication Critical patent/JP2016518666A/ja
Publication of JP2016518666A5 publication Critical patent/JP2016518666A5/ja
Application granted granted Critical
Publication of JP5989938B2 publication Critical patent/JP5989938B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4074—Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3275—Power saving in memory, e.g. RAM, cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Circuits Of Receivers In General (AREA)
  • Dc-Dc Converters (AREA)
  • Power Sources (AREA)
  • Electrotherapy Devices (AREA)
JP2016510832A 2013-04-29 2014-04-29 周波数電力マネージャ Active JP5989938B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201361817130P 2013-04-29 2013-04-29
US61/817,130 2013-04-29
US13/901,511 2013-05-23
US13/901,511 US9305632B2 (en) 2013-04-29 2013-05-23 Frequency power manager
PCT/US2014/035931 WO2014179347A1 (en) 2013-04-29 2014-04-29 Frequency power manager

Publications (3)

Publication Number Publication Date
JP2016518666A JP2016518666A (ja) 2016-06-23
JP2016518666A5 JP2016518666A5 (enExample) 2016-08-04
JP5989938B2 true JP5989938B2 (ja) 2016-09-07

Family

ID=51789152

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016510832A Active JP5989938B2 (ja) 2013-04-29 2014-04-29 周波数電力マネージャ

Country Status (6)

Country Link
US (1) US9305632B2 (enExample)
EP (1) EP2992400B1 (enExample)
JP (1) JP5989938B2 (enExample)
KR (1) KR101720164B1 (enExample)
CN (1) CN105164605B (enExample)
WO (1) WO2014179347A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9471078B1 (en) 2015-03-31 2016-10-18 Qualcomm Incorporated Ultra low power low drop-out regulators
US10601655B2 (en) 2015-12-04 2020-03-24 Skyworks Solutions, Inc. Dynamic multiplexer configuration process
US11636054B2 (en) * 2021-03-31 2023-04-25 Advanced Micro Devices, Inc. Memory controller power states

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6178517B1 (en) 1998-07-24 2001-01-23 International Business Machines Corporation High bandwidth DRAM with low operating power modes
US6694442B2 (en) * 2000-12-18 2004-02-17 Asustek Computer Inc. Method for saving power in a computer by idling system controller and reducing frequency of host clock signal used by system controller
US7502817B2 (en) * 2001-10-26 2009-03-10 Qualcomm Incorporated Method and apparatus for partitioning memory in a telecommunication device
US7870407B2 (en) 2007-05-18 2011-01-11 Advanced Micro Devices, Inc. Dynamic processor power management device and method thereof
US7962770B2 (en) * 2007-12-19 2011-06-14 International Business Machines Corporation Dynamic processor reconfiguration for low power without reducing performance based on workload execution characteristics
US8775839B2 (en) 2008-02-08 2014-07-08 Texas Instruments Incorporated Global hardware supervised power transition management circuits, processes and systems
US20090292934A1 (en) * 2008-05-22 2009-11-26 Ati Technologies Ulc Integrated circuit with secondary-memory controller for providing a sleep state for reduced power consumption and method therefor
IT1394342B1 (it) 2009-06-15 2012-06-06 St Microelectronics Srl "risparmio energetico in sistemi on-chip"
US8856458B2 (en) * 2009-12-15 2014-10-07 Advanced Micro Devices, Inc. Polymorphous signal interface between processing units
US9171165B2 (en) * 2009-12-23 2015-10-27 Intel Corporation Methods, systems, and apparatuses to facilitate configuration of a hardware device in a platform
US8990591B2 (en) 2009-12-31 2015-03-24 Intel Corporation Power management system for selectively changing the power state of devices using an OS power management framework and non-OS power management framework
JP5610566B2 (ja) * 2010-02-22 2014-10-22 ルネサスエレクトロニクス株式会社 半導体装置及びデータ処理システム
US8812889B2 (en) 2010-05-05 2014-08-19 Broadcom Corporation Memory power manager
US8510582B2 (en) * 2010-07-21 2013-08-13 Advanced Micro Devices, Inc. Managing current and power in a computing system
US8799685B2 (en) 2010-08-25 2014-08-05 Advanced Micro Devices, Inc. Circuits and methods for providing adjustable power consumption
US8356155B2 (en) 2010-09-13 2013-01-15 Advanced Micro Devices, Inc. Dynamic RAM Phy interface with configurable power states
EP2523120A1 (en) * 2011-05-12 2012-11-14 Imec Microcomputer architecture for low power efficient baseband processing
US8687451B2 (en) 2011-07-26 2014-04-01 Inphi Corporation Power management in semiconductor memory system
US8984313B2 (en) * 2012-08-31 2015-03-17 Intel Corporation Configuring power management functionality in a processor including a plurality of cores by utilizing a register to store a power domain indicator

Also Published As

Publication number Publication date
JP2016518666A (ja) 2016-06-23
KR101720164B1 (ko) 2017-03-27
CN105164605A (zh) 2015-12-16
EP2992400A1 (en) 2016-03-09
US9305632B2 (en) 2016-04-05
WO2014179347A1 (en) 2014-11-06
EP2992400B1 (en) 2019-12-18
US20140321227A1 (en) 2014-10-30
KR20160004342A (ko) 2016-01-12
CN105164605B (zh) 2018-02-06

Similar Documents

Publication Publication Date Title
NL2011386B1 (en) Method of performing dynamic voltage and frequency scaling operation, application processor performing method, and mobile device comprising application processor.
TW201706990A (zh) 用於高速記憶體介面之低功率時脈
JP2010118746A (ja) 半導体集積回路及びクロック同期化制御方法
CN102246236B (zh) 使用多个电压域的电路中的信号路径延迟的自调谐
US11870442B2 (en) Hybrid pulse/two-stage data latch
JP5989938B2 (ja) 周波数電力マネージャ
JP2013065086A (ja) メモリインタフェース回路及びタイミング調整方法
TWI883523B (zh) 記憶體校準及邊限檢查
US10469214B1 (en) Clock recovery circuit and method of operating same
CA3016028C (en) Leakage-aware activation control of a delayed keeper circuit for a dynamic read operation in a memory bit cell
US9377843B2 (en) Systems and methods for managing current consumption by an electronic device
EP2777156B1 (en) Oscillator based frequency locked loop
EP4202604A1 (en) Fast self-refresh exit power state
JP2016518666A5 (enExample)
US20250192978A1 (en) Reference Clock Switching in Phase-Locked Loop Circuits
US9354658B2 (en) Method for asynchronous gating of signals between clock domains
US8605536B2 (en) Power-on-reset (POR) circuits for resetting memory devices, and related circuits, systems, and methods
US20250199997A1 (en) Implementing asymmetric processor cores to enable higher operating frequencies in processor-based devices
WO2025136533A1 (en) Implementing asymmetric processor cores to enable higher operating frequencies in processor-based devices
TW202541039A (zh) 記憶體校準及邊限檢查
CN121002491A (zh) 用于多个信号电平的芯片选择发送器

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160105

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160530

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160530

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20160530

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20160629

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160712

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160810

R150 Certificate of patent or registration of utility model

Ref document number: 5989938

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250