JP2016512366A5 - - Google Patents

Download PDF

Info

Publication number
JP2016512366A5
JP2016512366A5 JP2016502276A JP2016502276A JP2016512366A5 JP 2016512366 A5 JP2016512366 A5 JP 2016512366A5 JP 2016502276 A JP2016502276 A JP 2016502276A JP 2016502276 A JP2016502276 A JP 2016502276A JP 2016512366 A5 JP2016512366 A5 JP 2016512366A5
Authority
JP
Japan
Prior art keywords
instruction
entry
pipeline
register
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2016502276A
Other languages
English (en)
Japanese (ja)
Other versions
JP6352386B2 (ja
JP2016512366A (ja
Filing date
Publication date
Priority claimed from US13/827,867 external-priority patent/US20140281391A1/en
Application filed filed Critical
Publication of JP2016512366A publication Critical patent/JP2016512366A/ja
Publication of JP2016512366A5 publication Critical patent/JP2016512366A5/ja
Application granted granted Critical
Publication of JP6352386B2 publication Critical patent/JP6352386B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2016502276A 2013-03-14 2014-03-14 定数キャッシュを使用してより効率的にリテラル生成データを従属命令に転送するための方法および装置 Expired - Fee Related JP6352386B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/827,867 2013-03-14
US13/827,867 US20140281391A1 (en) 2013-03-14 2013-03-14 Method and apparatus for forwarding literal generated data to dependent instructions more efficiently using a constant cache
PCT/US2014/026907 WO2014152064A1 (en) 2013-03-14 2014-03-14 Method and apparatus for forwarding literal generated data to dependent instructions more efficiently using a constant cache

Publications (3)

Publication Number Publication Date
JP2016512366A JP2016512366A (ja) 2016-04-25
JP2016512366A5 true JP2016512366A5 (enExample) 2017-03-30
JP6352386B2 JP6352386B2 (ja) 2018-07-04

Family

ID=50729776

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016502276A Expired - Fee Related JP6352386B2 (ja) 2013-03-14 2014-03-14 定数キャッシュを使用してより効率的にリテラル生成データを従属命令に転送するための方法および装置

Country Status (6)

Country Link
US (1) US20140281391A1 (enExample)
EP (1) EP2972791B1 (enExample)
JP (1) JP6352386B2 (enExample)
KR (1) KR102055228B1 (enExample)
CN (1) CN105009073B (enExample)
WO (1) WO2014152064A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150019845A1 (en) * 2013-07-09 2015-01-15 Texas Instruments Incorporated Method to Extend the Number of Constant Bits Embedded in an Instruction Set
US10324723B2 (en) * 2014-07-02 2019-06-18 Nxp Usa, Inc. Systems and methods for processing both instructions and constant values from a memory of a digital processor accessed by separate pointers
US20160092219A1 (en) * 2014-09-29 2016-03-31 Qualcomm Incorporated Accelerating constant value generation using a computed constants table, and related circuits, methods, and computer-readable media
US20160170770A1 (en) * 2014-12-12 2016-06-16 Qualcomm Incorporated Providing early instruction execution in an out-of-order (ooo) processor, and related apparatuses, methods, and computer-readable media
US10671398B2 (en) * 2017-08-02 2020-06-02 International Business Machines Corporation Low-overhead, low-latency operand dependency tracking for instructions operating on register pairs in a processor core

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4197580A (en) * 1978-06-08 1980-04-08 Bell Telephone Laboratories, Incorporated Data processing system including a cache memory
US5123097A (en) * 1989-01-05 1992-06-16 Bull Hn Information Systems Inc. Apparatus and method for simultaneous execution of a write instruction and a succeeding read instruction in a data processing system with a store through cache strategy
JPH04130942A (ja) * 1990-09-21 1992-05-01 Hitachi Ltd ディジタル信号処理装置
JP2539974B2 (ja) * 1991-11-20 1996-10-02 富士通株式会社 情報処理装置におけるレジスタの読出制御方式
US6112019A (en) * 1995-06-12 2000-08-29 Georgia Tech Research Corp. Distributed instruction queue
US6505293B1 (en) * 1999-07-07 2003-01-07 Intel Corporation Register renaming to optimize identical register values
US6742112B1 (en) * 1999-12-29 2004-05-25 Intel Corporation Lookahead register value tracking
US6728870B1 (en) * 2000-10-06 2004-04-27 Intel Corporation Register move operations
US7105576B2 (en) * 2002-04-24 2006-09-12 Research Development Foundation Synergistic effects of nuclear transcription factor NF-κB inhibitors and anti-neoplastic agents
EP1387254B1 (en) * 2002-07-31 2012-12-12 Texas Instruments Incorporated Skip instruction carrying out a test with immediate value
SE527350C8 (sv) * 2003-08-18 2006-03-21 Gallaher Snus Ab Lock till snusdosa
US9557994B2 (en) * 2004-07-13 2017-01-31 Arm Limited Data processing apparatus and method for performing N-way interleaving and de-interleaving operations where N is an odd plural number
US7343482B2 (en) * 2004-10-20 2008-03-11 Arm Limited Program subgraph identification
KR101355496B1 (ko) * 2005-08-29 2014-01-28 디 인벤션 사이언스 펀드 원, 엘엘씨 복수의 병렬 클러스터들을 포함하는 계층 프로세서의스케쥴링 메카니즘
US8176265B2 (en) * 2006-10-30 2012-05-08 Nvidia Corporation Shared single-access memory with management of multiple parallel requests
US7900027B2 (en) * 2008-01-31 2011-03-01 International Business Machines Corporation Scalable link stack control method with full support for speculative operations
US20100004994A1 (en) * 2008-07-02 2010-01-07 Global Launch Incorporated Methods for facilitating communications between businesses and consumers
US20110047357A1 (en) * 2009-08-19 2011-02-24 Qualcomm Incorporated Methods and Apparatus to Predict Non-Execution of Conditional Non-branching Instructions

Similar Documents

Publication Publication Date Title
JP2016512366A5 (enExample)
CN103309644B (zh) 用于微处理器的转译地址高速缓存
EP2660715A3 (en) Optimizing register initialization operations
JP2017157244A5 (enExample)
RU2012148585A (ru) Сохранение/восстановление выбранных регистров при транзакционной обработке
HRP20170426T1 (hr) Naredba za netransakcijsko spremanje
JP2015201216A5 (enExample)
WO2014139466A3 (en) Data cache system and method
JP2010086412A5 (enExample)
MY154086A (en) Data processing apparatus and method
EP2889760A3 (en) SMS4 acceleration processors, methods, systems, and instructions
RU2012149548A (ru) Команды для выполнения операции с операндом в памяти и последующего сохранения оригинального значения указанного операнда в регистре
DE602007005790D1 (de) Datenverarbeitungseinheit für Anweisungen in geschachtelten Schleifen
TWI620125B (zh) 用以控制部分二進制轉譯系統中之轉換的指令及邏輯
JP2015122094A5 (enExample)
GB201303911D0 (en) Migration of data to register file cache
CN104871144B (zh) 使用虚拟地址到物理地址跨页缓冲器的推测性寻址
CN105144084B (zh) 提高处理器中返回分支指令的执行速度的方法
JP6352386B2 (ja) 定数キャッシュを使用してより効率的にリテラル生成データを従属命令に転送するための方法および装置
JP2014182830A5 (enExample)
JP2016517092A5 (enExample)
JP2017527027A5 (enExample)
JP2014526742A5 (enExample)
GB201310309D0 (en) System,apparatus and method for segment register read and write regardless of privilege level
CN110209798A (zh) 一种redis数据库的数据展示方法和装置