JP2014182830A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2014182830A5 JP2014182830A5 JP2014051610A JP2014051610A JP2014182830A5 JP 2014182830 A5 JP2014182830 A5 JP 2014182830A5 JP 2014051610 A JP2014051610 A JP 2014051610A JP 2014051610 A JP2014051610 A JP 2014051610A JP 2014182830 A5 JP2014182830 A5 JP 2014182830A5
- Authority
- JP
- Japan
- Prior art keywords
- register
- entry
- registers
- information
- prf
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000013467 fragmentation Methods 0.000 claims 19
- 238000006062 fragmentation reaction Methods 0.000 claims 19
- 238000000034 method Methods 0.000 claims 13
- 238000012986 modification Methods 0.000 claims 5
- 230000004048 modification Effects 0.000 claims 5
- 239000012634 fragment Substances 0.000 claims 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/837,213 US9588770B2 (en) | 2013-03-15 | 2013-03-15 | Dynamic rename based register reconfiguration of a vector register file |
| US13/837,213 | 2013-03-15 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2014182830A JP2014182830A (ja) | 2014-09-29 |
| JP2014182830A5 true JP2014182830A5 (enExample) | 2017-04-20 |
| JP6196176B2 JP6196176B2 (ja) | 2017-09-13 |
Family
ID=51419102
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014051610A Active JP6196176B2 (ja) | 2013-03-15 | 2014-03-14 | ベクトルレジスターファイルの動的再命名基盤のレジスター再構成 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US9588770B2 (enExample) |
| JP (1) | JP6196176B2 (enExample) |
| KR (1) | KR101952209B1 (enExample) |
| CN (1) | CN104049947B (enExample) |
| DE (1) | DE102014103184A1 (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11429393B2 (en) * | 2015-11-11 | 2022-08-30 | Arm Limited | Apparatus and method for supporting out-of-order program execution of instructions |
| CN106095393B (zh) * | 2016-06-22 | 2019-04-30 | 上海兆芯集成电路有限公司 | 在回退阶段期间合并部分写结果的系统和方法 |
| CN107291425B (zh) * | 2017-06-23 | 2020-11-24 | 上海兆芯集成电路有限公司 | 合并解决重命名尺寸问题的部分写入结果的系统和方法 |
| US11256509B2 (en) * | 2017-12-07 | 2022-02-22 | International Business Machines Corporation | Instruction fusion after register rename |
| US11276223B2 (en) | 2018-12-13 | 2022-03-15 | Advanced Micro Devices, Inc. | Merged data path for triangle and box intersection test in ray tracing |
| US10747538B2 (en) | 2018-12-21 | 2020-08-18 | Intel Corporation | Method and apparatus to re-configure MDIO registers on an ethernet device |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5481683A (en) | 1992-10-30 | 1996-01-02 | International Business Machines Corporation | Super scalar computer architecture using remand and recycled general purpose register to manage out-of-order execution of instructions |
| US5628021A (en) * | 1992-12-31 | 1997-05-06 | Seiko Epson Corporation | System and method for assigning tags to control instruction processing in a superscalar processor |
| US6609189B1 (en) | 1998-03-12 | 2003-08-19 | Yale University | Cycle segmented prefix circuits |
| US20030217249A1 (en) | 2002-05-20 | 2003-11-20 | The Regents Of The University Of Michigan | Method and apparatus for virtual register renaming to implement an out-of-order processor |
| US7809932B1 (en) * | 2004-03-22 | 2010-10-05 | Altera Corporation | Methods and apparatus for adapting pipeline stage latency based on instruction type |
| US20080077782A1 (en) | 2006-09-26 | 2008-03-27 | Arm Limited | Restoring a register renaming table within a processor following an exception |
| US7765384B2 (en) * | 2007-04-18 | 2010-07-27 | International Business Machines Corporation | Universal register rename mechanism for targets of different instruction types in a microprocessor |
| US7725439B2 (en) | 2007-08-03 | 2010-05-25 | International Business Machines Corporation | Handling column renaming as part of schema evolution in a data archiving tool |
| CN101794214B (zh) | 2009-02-04 | 2013-11-20 | 世意法（北京）半导体研发有限责任公司 | 使用多块物理寄存器映射表的寄存器重命名系统及其方法 |
| US8250346B2 (en) | 2009-06-04 | 2012-08-21 | Arm Limited | Register renaming of a partially updated data granule |
| TWI389026B (zh) | 2009-06-08 | 2013-03-11 | Rdc Semiconductor Co Ltd | 暫存器更名表的回復方法與回復系統 |
| JP4830164B2 (ja) | 2009-07-07 | 2011-12-07 | エヌイーシーコンピュータテクノ株式会社 | 情報処理装置及びベクトル型情報処理装置 |
| US20110238962A1 (en) | 2010-03-23 | 2011-09-29 | International Business Machines Corporation | Register Checkpointing for Speculative Modes of Execution in Out-of-Order Processors |
| US9081581B2 (en) * | 2010-11-16 | 2015-07-14 | Arm Limited | Size mis-match hazard detection |
| US8725989B2 (en) | 2010-12-09 | 2014-05-13 | Intel Corporation | Performing function calls using single instruction multiple data (SIMD) registers |
-
2013
- 2013-03-15 US US13/837,213 patent/US9588770B2/en active Active
- 2013-12-20 KR KR1020130160351A patent/KR101952209B1/ko active Active
-
2014
- 2014-03-11 DE DE102014103184.9A patent/DE102014103184A1/de active Pending
- 2014-03-14 CN CN201410097579.8A patent/CN104049947B/zh active Active
- 2014-03-14 JP JP2014051610A patent/JP6196176B2/ja active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2014182830A5 (enExample) | ||
| JP2015201216A5 (enExample) | ||
| EP4354303A3 (en) | Systems, methods, and apparatuses for matrix add, subtract, and multiply | |
| EA201891827A1 (ru) | Реестр и способ автоматизированного администрирования смарт-контрактов, использующих блокчейн | |
| JP2017157244A5 (enExample) | ||
| JP2014207015A5 (enExample) | ||
| CN103530184B (zh) | 一种在线补丁激活的方法及装置 | |
| JP2016524756A5 (enExample) | ||
| JP2015164061A5 (enExample) | ||
| CN111399912B (zh) | 一种面向多周期指令的指令调度方法、系统及介质 | |
| JP2017516228A5 (enExample) | ||
| MY174573A (en) | Controlling an order for processing data elements during vector processing | |
| JP2016511491A5 (enExample) | ||
| TW200943176A (en) | System and method of data forwarding within an execution unit | |
| WO2017107843A1 (zh) | 周期性任务的处理方法和装置及计算机程序和可读介质 | |
| JP2015519807A5 (enExample) | ||
| JP6196176B2 (ja) | ベクトルレジスターファイルの動的再命名基盤のレジスター再構成 | |
| WO2015017129A4 (en) | Multi-threaded gpu pipeline | |
| JP2017527027A5 (enExample) | ||
| JP2016006646A5 (enExample) | ||
| GB201310309D0 (en) | System,apparatus and method for segment register read and write regardless of privilege level | |
| JP2018523235A5 (enExample) | ||
| JP2011028648A5 (ja) | オブジェクトコード生成システム | |
| JP2016512366A5 (enExample) | ||
| JP2015518995A5 (enExample) |