CN104049947B - 基于动态重命名的矢量寄存器堆的寄存器重新配置 - Google Patents

基于动态重命名的矢量寄存器堆的寄存器重新配置 Download PDF

Info

Publication number
CN104049947B
CN104049947B CN201410097579.8A CN201410097579A CN104049947B CN 104049947 B CN104049947 B CN 104049947B CN 201410097579 A CN201410097579 A CN 201410097579A CN 104049947 B CN104049947 B CN 104049947B
Authority
CN
China
Prior art keywords
register
registers
source
register file
entry
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410097579.8A
Other languages
English (en)
Chinese (zh)
Other versions
CN104049947A (zh
Inventor
布莱德利·杰尼·伯杰斯
阿什拉夫·阿赫麦德
拉维·伊因加尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of CN104049947A publication Critical patent/CN104049947A/zh
Application granted granted Critical
Publication of CN104049947B publication Critical patent/CN104049947B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098Register arrangements
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838Dependency mechanisms, e.g. register scoreboarding
    • G06F9/384Register renaming
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098Register arrangements
    • G06F9/30105Register structure
    • G06F9/30112Register structure comprising data of variable length

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
  • Devices For Executing Special Programs (AREA)
CN201410097579.8A 2013-03-15 2014-03-14 基于动态重命名的矢量寄存器堆的寄存器重新配置 Active CN104049947B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/837,213 US9588770B2 (en) 2013-03-15 2013-03-15 Dynamic rename based register reconfiguration of a vector register file
US13/837,213 2013-03-15

Publications (2)

Publication Number Publication Date
CN104049947A CN104049947A (zh) 2014-09-17
CN104049947B true CN104049947B (zh) 2018-03-09

Family

ID=51419102

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410097579.8A Active CN104049947B (zh) 2013-03-15 2014-03-14 基于动态重命名的矢量寄存器堆的寄存器重新配置

Country Status (5)

Country Link
US (1) US9588770B2 (enExample)
JP (1) JP6196176B2 (enExample)
KR (1) KR101952209B1 (enExample)
CN (1) CN104049947B (enExample)
DE (1) DE102014103184A1 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11429393B2 (en) * 2015-11-11 2022-08-30 Arm Limited Apparatus and method for supporting out-of-order program execution of instructions
CN106095393B (zh) * 2016-06-22 2019-04-30 上海兆芯集成电路有限公司 在回退阶段期间合并部分写结果的系统和方法
CN107291425B (zh) * 2017-06-23 2020-11-24 上海兆芯集成电路有限公司 合并解决重命名尺寸问题的部分写入结果的系统和方法
US11256509B2 (en) * 2017-12-07 2022-02-22 International Business Machines Corporation Instruction fusion after register rename
US11276223B2 (en) 2018-12-13 2022-03-15 Advanced Micro Devices, Inc. Merged data path for triangle and box intersection test in ray tracing
US10747538B2 (en) 2018-12-21 2020-08-18 Intel Corporation Method and apparatus to re-configure MDIO registers on an ethernet device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101290567A (zh) * 2007-04-18 2008-10-22 国际商业机器公司 通用寄存器重命名方法和具有通用寄存器重命名的微处理器

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5481683A (en) 1992-10-30 1996-01-02 International Business Machines Corporation Super scalar computer architecture using remand and recycled general purpose register to manage out-of-order execution of instructions
US5628021A (en) * 1992-12-31 1997-05-06 Seiko Epson Corporation System and method for assigning tags to control instruction processing in a superscalar processor
US6609189B1 (en) 1998-03-12 2003-08-19 Yale University Cycle segmented prefix circuits
US20030217249A1 (en) 2002-05-20 2003-11-20 The Regents Of The University Of Michigan Method and apparatus for virtual register renaming to implement an out-of-order processor
US7809932B1 (en) * 2004-03-22 2010-10-05 Altera Corporation Methods and apparatus for adapting pipeline stage latency based on instruction type
US20080077782A1 (en) 2006-09-26 2008-03-27 Arm Limited Restoring a register renaming table within a processor following an exception
US7725439B2 (en) 2007-08-03 2010-05-25 International Business Machines Corporation Handling column renaming as part of schema evolution in a data archiving tool
CN101794214B (zh) 2009-02-04 2013-11-20 世意法(北京)半导体研发有限责任公司 使用多块物理寄存器映射表的寄存器重命名系统及其方法
US8250346B2 (en) 2009-06-04 2012-08-21 Arm Limited Register renaming of a partially updated data granule
TWI389026B (zh) 2009-06-08 2013-03-11 Rdc Semiconductor Co Ltd 暫存器更名表的回復方法與回復系統
JP4830164B2 (ja) 2009-07-07 2011-12-07 エヌイーシーコンピュータテクノ株式会社 情報処理装置及びベクトル型情報処理装置
US20110238962A1 (en) 2010-03-23 2011-09-29 International Business Machines Corporation Register Checkpointing for Speculative Modes of Execution in Out-of-Order Processors
US9081581B2 (en) * 2010-11-16 2015-07-14 Arm Limited Size mis-match hazard detection
US8725989B2 (en) 2010-12-09 2014-05-13 Intel Corporation Performing function calls using single instruction multiple data (SIMD) registers

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101290567A (zh) * 2007-04-18 2008-10-22 国际商业机器公司 通用寄存器重命名方法和具有通用寄存器重命名的微处理器

Also Published As

Publication number Publication date
KR20140113307A (ko) 2014-09-24
US9588770B2 (en) 2017-03-07
JP2014182830A (ja) 2014-09-29
KR101952209B1 (ko) 2019-04-22
DE102014103184A1 (de) 2014-09-18
JP6196176B2 (ja) 2017-09-13
US20140281415A1 (en) 2014-09-18
CN104049947A (zh) 2014-09-17

Similar Documents

Publication Publication Date Title
US9250901B2 (en) Execution context swap between heterogeneous functional hardware units
US8386754B2 (en) Renaming wide register source operand with plural short register source operands for select instructions to detect dependency fast with existing mechanism
US5546597A (en) Ready selection of data dependent instructions using multi-cycle cams in a processor performing out-of-order instruction execution
CN106648843B (zh) 用于改善连续的事务性存储器区的吞吐量的系统、方法和装置
TWI497412B (zh) 用於使用相依矩陣追蹤解除配置之載入指令之方法、處理器及裝置
CN104350468B (zh) 非事务储存指令
CN104049947B (zh) 基于动态重命名的矢量寄存器堆的寄存器重新配置
EP2984557B1 (en) Systems and methods for flag tracking in move elimination operations
CN104335185A (zh) 受限事务执行
TW201037517A (en) Memory model for hardware attributes within a transactional memory system
CN109416632B (zh) 用于处理数据的装置和方法
CN110515656B (zh) 一种casp指令的执行方法、微处理器及计算机设备
US10423423B2 (en) Efficiently managing speculative finish tracking and error handling for load instructions
US7822948B2 (en) Apparatus, system, and method for discontiguous multiple issue of instructions
KR20190033084A (ko) 로드 스토어 유닛들을 바이패싱하여 스토어 및 로드 추적
US8205032B2 (en) Virtual machine control structure identification decoder
US7844799B2 (en) Method and system for pipeline reduction
JP2022549493A (ja) リタイアキューの圧縮
US9063855B2 (en) Fault handling at a transaction level by employing a token and a source-to-destination paradigm in a processor-based system
US20170277535A1 (en) Techniques for restoring previous values to registers of a processor register file
US7457932B2 (en) Load mechanism
US12124699B2 (en) Processing device for handling misaligned data
US10552156B2 (en) Processing operation issue control

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant