JP2015043216A5 - - Google Patents

Download PDF

Info

Publication number
JP2015043216A5
JP2015043216A5 JP2014196650A JP2014196650A JP2015043216A5 JP 2015043216 A5 JP2015043216 A5 JP 2015043216A5 JP 2014196650 A JP2014196650 A JP 2014196650A JP 2014196650 A JP2014196650 A JP 2014196650A JP 2015043216 A5 JP2015043216 A5 JP 2015043216A5
Authority
JP
Japan
Prior art keywords
instruction
result
packet
execution
instructions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2014196650A
Other languages
English (en)
Japanese (ja)
Other versions
JP5889986B2 (ja
JP2015043216A (ja
Filing date
Publication date
Priority claimed from US12/045,825 external-priority patent/US8990543B2/en
Application filed filed Critical
Publication of JP2015043216A publication Critical patent/JP2015043216A/ja
Publication of JP2015043216A5 publication Critical patent/JP2015043216A5/ja
Application granted granted Critical
Publication of JP5889986B2 publication Critical patent/JP5889986B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2014196650A 2008-03-11 2014-09-26 実行された命令の結果を選択的にコミットするためのシステムおよび方法 Expired - Fee Related JP5889986B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/045,825 US8990543B2 (en) 2008-03-11 2008-03-11 System and method for generating and using predicates within a single instruction packet
US12/045,825 2008-03-11

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2010550747A Division JP5653762B2 (ja) 2008-03-11 2009-02-27 実行された命令の結果を選択的にコミットするためのシステムおよび方法

Publications (3)

Publication Number Publication Date
JP2015043216A JP2015043216A (ja) 2015-03-05
JP2015043216A5 true JP2015043216A5 (enExample) 2015-08-13
JP5889986B2 JP5889986B2 (ja) 2016-03-22

Family

ID=40602507

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2010550747A Expired - Fee Related JP5653762B2 (ja) 2008-03-11 2009-02-27 実行された命令の結果を選択的にコミットするためのシステムおよび方法
JP2014196650A Expired - Fee Related JP5889986B2 (ja) 2008-03-11 2014-09-26 実行された命令の結果を選択的にコミットするためのシステムおよび方法

Family Applications Before (1)

Application Number Title Priority Date Filing Date
JP2010550747A Expired - Fee Related JP5653762B2 (ja) 2008-03-11 2009-02-27 実行された命令の結果を選択的にコミットするためのシステムおよび方法

Country Status (7)

Country Link
US (1) US8990543B2 (enExample)
EP (1) EP2269134A1 (enExample)
JP (2) JP5653762B2 (enExample)
KR (1) KR101225075B1 (enExample)
CN (1) CN101965554B (enExample)
TW (1) TW200951811A (enExample)
WO (1) WO2009114289A1 (enExample)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8427490B1 (en) 2004-05-14 2013-04-23 Nvidia Corporation Validating a graphics pipeline using pre-determined schedules
US8624906B2 (en) 2004-09-29 2014-01-07 Nvidia Corporation Method and system for non stalling pipeline instruction fetching from memory
US8424012B1 (en) * 2004-11-15 2013-04-16 Nvidia Corporation Context switching on a video processor having a scalar execution unit and a vector execution unit
US9092170B1 (en) 2005-10-18 2015-07-28 Nvidia Corporation Method and system for implementing fragment operation processing across a graphics bus interconnect
US8683126B2 (en) 2007-07-30 2014-03-25 Nvidia Corporation Optimal use of buffer space by a storage controller which writes retrieved data directly to a memory
US8411096B1 (en) 2007-08-15 2013-04-02 Nvidia Corporation Shader program instruction fetch
US8698819B1 (en) 2007-08-15 2014-04-15 Nvidia Corporation Software assisted shader merging
US8659601B1 (en) 2007-08-15 2014-02-25 Nvidia Corporation Program sequencer for generating indeterminant length shader programs for a graphics processor
US9024957B1 (en) 2007-08-15 2015-05-05 Nvidia Corporation Address independent shader program loading
US8780123B2 (en) 2007-12-17 2014-07-15 Nvidia Corporation Interrupt handling techniques in the rasterizer of a GPU
US9064333B2 (en) 2007-12-17 2015-06-23 Nvidia Corporation Interrupt handling techniques in the rasterizer of a GPU
US8681861B2 (en) 2008-05-01 2014-03-25 Nvidia Corporation Multistandard hardware video encoder
US8923385B2 (en) 2008-05-01 2014-12-30 Nvidia Corporation Rewind-enabled hardware encoder
US8489851B2 (en) 2008-12-11 2013-07-16 Nvidia Corporation Processing of read requests in a memory controller using pre-fetch mechanism
JP2012252670A (ja) * 2011-06-07 2012-12-20 Toshiba Corp 演算装置およびプログラム
US8843730B2 (en) * 2011-09-09 2014-09-23 Qualcomm Incorporated Executing instruction packet with multiple instructions with same destination by performing logical operation on results of instructions and storing the result to the destination
JP5813484B2 (ja) * 2011-11-30 2015-11-17 ルネサスエレクトロニクス株式会社 Ｖｌｉｗプロセッサと命令構造と命令実行方法
US20140300614A1 (en) * 2011-12-19 2014-10-09 Intel Corporation Programmable prediction logic in command streamer instruction execution
US9298456B2 (en) 2012-08-21 2016-03-29 Apple Inc. Mechanism for performing speculative predicated instructions
US9250916B2 (en) * 2013-03-12 2016-02-02 International Business Machines Corporation Chaining between exposed vector pipelines
US9348589B2 (en) 2013-03-19 2016-05-24 Apple Inc. Enhanced predicate registers having predicates corresponding to element widths
US9817663B2 (en) 2013-03-19 2017-11-14 Apple Inc. Enhanced Macroscalar predicate operations
CN109284131B (zh) 2013-05-24 2023-05-30 相干逻辑公司 具有可编程优化的存储器-网络处理器
US10628156B2 (en) 2013-07-09 2020-04-21 Texas Instruments Incorporated Vector SIMD VLIW data path architecture
US10318293B2 (en) 2013-07-09 2019-06-11 Texas Instruments Incorporated Predication methods for vector processors
CN103853526B (zh) * 2014-02-20 2017-02-15 清华大学 可重构处理器及可重构处理器的条件执行方法
US9513920B2 (en) * 2014-05-29 2016-12-06 Mill Computing, Inc. Computer processor employing split-stream encoding
CN104615412B (zh) * 2015-02-10 2018-11-09 清华大学 基于触发指令结构的执行控制流的方法及系统
US9904546B2 (en) * 2015-06-25 2018-02-27 Intel Corporation Instruction and logic for predication and implicit destination
KR102276718B1 (ko) * 2015-11-25 2021-07-13 삼성전자주식회사 Vliw 인터페이스 장치 및 제어 방법
CN111936968B (zh) * 2018-04-21 2024-11-22 华为技术有限公司 一种指令执行方法及装置
US11269661B2 (en) * 2019-03-04 2022-03-08 Micron Technology, Inc. Providing, in a configuration packet, data indicative of data flows in a processor with a data flow manager
US11275712B2 (en) * 2019-08-20 2022-03-15 Northrop Grumman Systems Corporation SIMD controller and SIMD predication scheme
FR3100907B1 (fr) * 2019-09-16 2022-12-09 St Microelectronics Grenoble 2 Test de programme
JP2021135881A (ja) * 2020-02-28 2021-09-13 セイコーエプソン株式会社 ロボットの制御方法
US11748104B2 (en) * 2020-07-29 2023-09-05 International Business Machines Corporation Microprocessor that fuses load and compare instructions
US11907126B2 (en) 2020-09-25 2024-02-20 Advanced Micro Devices, Inc. Processor with multiple op cache pipelines
US12039337B2 (en) * 2020-09-25 2024-07-16 Advanced Micro Devices, Inc. Processor with multiple fetch and decode pipelines
US11663013B2 (en) * 2021-08-24 2023-05-30 International Business Machines Corporation Dependency skipping execution
KR102775610B1 (ko) * 2024-10-10 2025-03-05 (주)자람테크놀로지 파이프라인 오류 검증이 가능한 다중 모듈 제어 장치

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6028A (en) * 1849-01-16 Improved lubricating compound
JP3494489B2 (ja) 1994-11-30 2004-02-09 株式会社ルネサステクノロジ 命令処理装置
JP3442225B2 (ja) * 1996-07-11 2003-09-02 株式会社日立製作所 演算処理装置
WO1998033115A1 (en) 1997-01-24 1998-07-30 Mitsubishi Denki Kabushiki Kaisha A data processor
US6366999B1 (en) 1998-01-28 2002-04-02 Bops, Inc. Methods and apparatus to support conditional execution in a VLIW-based array processor with subword execution
JP2000081973A (ja) 1998-09-04 2000-03-21 Hitachi Ltd データ処理装置及びデータ処理システム
JP2000222208A (ja) * 1999-01-29 2000-08-11 Mitsubishi Electric Corp 情報処理装置、命令割当て制御方法、命令割当て制御装置および命令割当て制御プログラムを記録したコンピュータで読取り可能な記録媒体
JP2001051845A (ja) 1999-08-12 2001-02-23 Hitachi Ltd アウトオブオーダー実行方式
US6513109B1 (en) * 1999-08-31 2003-01-28 International Business Machines Corporation Method and apparatus for implementing execution predicates in a computer processing system
EP1102165A1 (en) * 1999-11-15 2001-05-23 Texas Instruments Incorporated Microprocessor with execution packet spanning two or more fetch packets
US20040205326A1 (en) * 2003-03-12 2004-10-14 Sindagi Vijay K.G. Early predicate evaluation to reduce power in very long instruction word processors employing predicate execution
US20060174089A1 (en) * 2005-02-01 2006-08-03 International Business Machines Corporation Method and apparatus for embedding wide instruction words in a fixed-length instruction set architecture
US7523295B2 (en) * 2005-03-21 2009-04-21 Qualcomm Incorporated Processor and method of grouping and executing dependent instructions in a packet
US7774582B2 (en) 2005-05-26 2010-08-10 Arm Limited Result bypassing to override a data hazard within a superscalar processor
US7949861B2 (en) * 2005-06-10 2011-05-24 Qualcomm Incorporated Method and apparatus for managing instruction flushing in a microprocessor's instruction pipeline
US7412591B2 (en) 2005-06-18 2008-08-12 Industrial Technology Research Institute Apparatus and method for switchable conditional execution in a VLIW processor
JP2007058731A (ja) * 2005-08-26 2007-03-08 Matsushita Electric Ind Co Ltd プロセッサ、及び並列命令実行対応デバッグ装置
US7721071B2 (en) 2006-02-28 2010-05-18 Mips Technologies, Inc. System and method for propagating operand availability prediction bits with instructions through a pipeline in an out-of-order processor
EP1855181A2 (en) 2006-05-10 2007-11-14 Marvell World Trade Ltd. System with high power and low power processors and thread transfer
US20080022050A1 (en) 2006-07-18 2008-01-24 Via Technologies, Inc. Pre-Fetching Data for a Predictably Requesting Device

Similar Documents

Publication Publication Date Title
JP2015043216A5 (enExample)
JP5889986B2 (ja) 実行された命令の結果を選択的にコミットするためのシステムおよび方法
KR101376900B1 (ko) 이력에 의한 다음 인출 예측기 트레이닝
US10255074B2 (en) Selective flushing of instructions in an instruction pipeline in a processor back to an execution-resolved target address, in response to a precise interrupt
CN113196244B (zh) 宏操作融合
JP2013254484A5 (enExample)
US11645078B2 (en) Detecting a dynamic control flow re-convergence point for conditional branches in hardware
JP2013515306A5 (enExample)
WO2008029450A1 (fr) Dispositif de traitement d'informations comprenant un mécanisme de correction d'erreur de prédiction d'embranchement
TW201224919A (en) Execute at commit state update instructions, apparatus, methods, and systems
US8683179B2 (en) Method and apparatus for performing store-to-load forwarding from an interlocking store using an enhanced load/store unit in a processor
TW201719389A (zh) 處理用於向量算術指令的例外狀況
JP2016526745A (ja) マイクロプロセッサにおける選択的リネーミングのための方法および装置
TW200813823A (en) Block-based branch target address cache
CN110515656B (zh) 一种casp指令的执行方法、微处理器及计算机设备
US10007524B2 (en) Managing history information for branch prediction
CN107209662B (zh) 指令的相依性预测
US9952872B2 (en) Arithmetic processing device and processing method of arithmetic processing device
JP7020304B2 (ja) 演算処理装置及び演算処理装置の制御方法
CN110402434B (zh) 缓存未命中线程平衡
CN109634666B (zh) 一种预取机制下融合btb的方法
US9213547B2 (en) Processor and method for processing instructions using at least one processing pipeline
JP4728877B2 (ja) マイクロプロセッサおよびパイプライン制御方法
Shah et al. SPSIM: SuperScalar Processor SIMulater CS305 Project Report
JP2021166010A (ja) 演算処理装置