JP2016500877A5 - - Google Patents

Download PDF

Info

Publication number
JP2016500877A5
JP2016500877A5 JP2015537735A JP2015537735A JP2016500877A5 JP 2016500877 A5 JP2016500877 A5 JP 2016500877A5 JP 2015537735 A JP2015537735 A JP 2015537735A JP 2015537735 A JP2015537735 A JP 2015537735A JP 2016500877 A5 JP2016500877 A5 JP 2016500877A5
Authority
JP
Japan
Prior art keywords
address
hardware element
address line
address lines
lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015537735A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016500877A (ja
JP6058806B2 (ja
Filing date
Publication date
Priority claimed from US13/654,730 external-priority patent/US9268571B2/en
Application filed filed Critical
Publication of JP2016500877A publication Critical patent/JP2016500877A/ja
Publication of JP2016500877A5 publication Critical patent/JP2016500877A5/ja
Application granted granted Critical
Publication of JP6058806B2 publication Critical patent/JP6058806B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2015537735A 2012-10-18 2013-10-09 ベクトルレジスタファイルの素子バンクに対するアドレスラインの選択的な結合 Expired - Fee Related JP6058806B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/654,730 2012-10-18
US13/654,730 US9268571B2 (en) 2012-10-18 2012-10-18 Selective coupling of an address line to an element bank of a vector register file
PCT/US2013/064063 WO2014062445A1 (en) 2012-10-18 2013-10-09 Selective coupling of an address line to an element bank of a vector register file

Publications (3)

Publication Number Publication Date
JP2016500877A JP2016500877A (ja) 2016-01-14
JP2016500877A5 true JP2016500877A5 (OSRAM) 2016-06-02
JP6058806B2 JP6058806B2 (ja) 2017-01-11

Family

ID=49484456

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015537735A Expired - Fee Related JP6058806B2 (ja) 2012-10-18 2013-10-09 ベクトルレジスタファイルの素子バンクに対するアドレスラインの選択的な結合

Country Status (6)

Country Link
US (1) US9268571B2 (OSRAM)
EP (1) EP2909713B1 (OSRAM)
JP (1) JP6058806B2 (OSRAM)
KR (1) KR101635116B1 (OSRAM)
CN (1) CN104685465B (OSRAM)
WO (1) WO2014062445A1 (OSRAM)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9136842B2 (en) 2013-06-07 2015-09-15 Altera Corporation Integrated circuit device with embedded programmable logic
US10236043B2 (en) * 2016-06-06 2019-03-19 Altera Corporation Emulated multiport memory element circuitry with exclusive-OR based control circuitry
GB2552154B (en) * 2016-07-08 2019-03-06 Advanced Risc Mach Ltd Vector register access
US10162752B2 (en) * 2016-09-22 2018-12-25 Qualcomm Incorporated Data storage at contiguous memory addresses
US11048509B2 (en) * 2018-06-05 2021-06-29 Qualcomm Incorporated Providing multi-element multi-vector (MEMV) register file access in vector-processor-based devices
US10930366B2 (en) 2019-07-17 2021-02-23 Micron Technology, Inc. Storage device with test interface
US12183412B2 (en) 2020-09-25 2024-12-31 Altera Corporation Method and apparatus for enabling multiple return material authorizations (RMAs) on an integrated circuit device
CN115269199B (zh) * 2022-08-11 2025-09-05 北京奕斯伟计算技术股份有限公司 数据处理方法、装置、电子设备及计算机可读存储介质

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61241870A (ja) * 1985-04-19 1986-10-28 Hitachi Ltd ベクトルプロセツサ
US4980817A (en) 1987-08-31 1990-12-25 Digital Equipment Vector register system for executing plural read/write commands concurrently and independently routing data to plural read/write ports
DE68928507T2 (de) * 1988-06-07 1998-04-16 Fujitsu Ltd Vektordatenverarbeitungsvorrichtung
JP2941817B2 (ja) 1988-09-14 1999-08-30 株式会社日立製作所 ベクトル処理装置
JPH0452760A (ja) * 1990-06-14 1992-02-20 Koufu Nippon Denki Kk ベクトル処理装置
JP2625277B2 (ja) * 1991-05-20 1997-07-02 富士通株式会社 メモリアクセス装置
JPH06274528A (ja) * 1993-03-18 1994-09-30 Fujitsu Ltd ベクトル演算処理装置
US5832290A (en) * 1994-06-13 1998-11-03 Hewlett-Packard Co. Apparatus, systems and method for improving memory bandwidth utilization in vector processing systems
US5922066A (en) * 1997-02-24 1999-07-13 Samsung Electronics Co., Ltd. Multifunction data aligner in wide data width processor
JPH11184674A (ja) 1997-12-24 1999-07-09 Fujitsu Ltd レジスタファイル
US6665790B1 (en) * 2000-02-29 2003-12-16 International Business Machines Corporation Vector register file with arbitrary vector addressing
JP3779540B2 (ja) 2000-11-08 2006-05-31 株式会社ルネサステクノロジ 複数レジスタ指定が可能なｓｉｍｄ演算方式
US20110087859A1 (en) * 2002-02-04 2011-04-14 Mimar Tibet System cycle loading and storing of misaligned vector elements in a simd processor
US7937559B1 (en) 2002-05-13 2011-05-03 Tensilica, Inc. System and method for generating a configurable processor supporting a user-defined plurality of instruction sizes
US7284113B2 (en) * 2003-01-29 2007-10-16 Via Technologies, Inc. Synchronous periodical orthogonal data converter
GB2409065B (en) * 2003-12-09 2006-10-25 Advanced Risc Mach Ltd Multiplexing operations in SIMD processing
US9557994B2 (en) * 2004-07-13 2017-01-31 Arm Limited Data processing apparatus and method for performing N-way interleaving and de-interleaving operations where N is an odd plural number
US20060259737A1 (en) * 2005-05-10 2006-11-16 Telairity Semiconductor, Inc. Vector processor with special purpose registers and high speed memory access
US20070150697A1 (en) * 2005-05-10 2007-06-28 Telairity Semiconductor, Inc. Vector processor with multi-pipe vector block matching
US7750915B1 (en) 2005-12-19 2010-07-06 Nvidia Corporation Concurrent access of data elements stored across multiple banks in a shared memory resource
ATE494582T1 (de) 2006-05-16 2011-01-15 Nxp Bv Speicherarchitektur
US20080291208A1 (en) 2007-05-24 2008-11-27 Gary Keall Method and system for processing data via a 3d pipeline coupled to a generic video processing unit
US8108652B1 (en) * 2007-09-13 2012-01-31 Ronald Chi-Chun Hui Vector processing with high execution throughput
US20110320765A1 (en) 2010-06-28 2011-12-29 International Business Machines Corporation Variable width vector instruction processor
US20120110037A1 (en) 2010-11-01 2012-05-03 Qualcomm Incorporated Methods and Apparatus for a Read, Merge and Write Register File

Similar Documents

Publication Publication Date Title
JP2016500877A5 (OSRAM)
TWI640921B (zh) 在矩陣向量處理器中之排列
CN110770701B (zh) 基于寄存器的矩阵乘法
JP2012181916A5 (OSRAM)
JP6869885B2 (ja) メモリの異なるメモリプレーンに同時にアクセスするための装置および方法
JP2016526220A5 (OSRAM)
WO2018093439A3 (en) Processors, methods, systems, and instructions to load multiple data elements to destination storage locations other than packed data registers
PH12020551746A1 (en) Matrix vector multiplier with a vector register file comprising a multi-port memory
JP2015507743A5 (OSRAM)
CN105009075B (zh) 具有水平置换的向量间接元素垂直寻址模式
JP2015036982A5 (OSRAM)
RU2015151132A (ru) Команды, процессоры, способы и системы доступа множественных регистров к памяти
JP2016530631A5 (OSRAM)
JP2016511470A5 (OSRAM)
JP2016093980A5 (ja) 近距離無線通信部を備える画像形成装置、その制御方法、及びプログラム
GB2571218A (en) Memory cell structure
JP2017515228A5 (OSRAM)
JP2019525294A5 (OSRAM)
JP2013179378A5 (OSRAM)
JP2014132490A5 (OSRAM)
JP2017097633A5 (OSRAM)
JP2008021248A5 (OSRAM)
JP2019074635A5 (OSRAM)
KR20130081425A (ko) 멀티 코어 프로세서, 이를 포함하는 멀티 코어 시스템, 전자 장치 및 멀티 코어 프로세서의 캐시 공유 방법
JP2018525730A5 (OSRAM)