JP2019525294A5 - - Google Patents

Download PDF

Info

Publication number
JP2019525294A5
JP2019525294A5 JP2018566347A JP2018566347A JP2019525294A5 JP 2019525294 A5 JP2019525294 A5 JP 2019525294A5 JP 2018566347 A JP2018566347 A JP 2018566347A JP 2018566347 A JP2018566347 A JP 2018566347A JP 2019525294 A5 JP2019525294 A5 JP 2019525294A5
Authority
JP
Japan
Prior art keywords
memory
addresses
processor
destination addresses
source addresses
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2018566347A
Other languages
English (en)
Japanese (ja)
Other versions
JP7134100B2 (ja
JP2019525294A (ja
Filing date
Publication date
Priority claimed from US15/192,992 external-priority patent/US20170371657A1/en
Application filed filed Critical
Publication of JP2019525294A publication Critical patent/JP2019525294A/ja
Publication of JP2019525294A5 publication Critical patent/JP2019525294A5/ja
Application granted granted Critical
Publication of JP7134100B2 publication Critical patent/JP7134100B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2018566347A 2016-06-24 2017-06-06 Ｓｉｍｄの集中およびコピー動作を実行するための方法および装置 Active JP7134100B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/192,992 US20170371657A1 (en) 2016-06-24 2016-06-24 Scatter to gather operation
US15/192,992 2016-06-24
PCT/US2017/036041 WO2017222798A1 (en) 2016-06-24 2017-06-06 Method and apparatus for performing simd gather and copy operations

Publications (3)

Publication Number Publication Date
JP2019525294A JP2019525294A (ja) 2019-09-05
JP2019525294A5 true JP2019525294A5 (OSRAM) 2020-07-02
JP7134100B2 JP7134100B2 (ja) 2022-09-09

Family

ID=59054330

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018566347A Active JP7134100B2 (ja) 2016-06-24 2017-06-06 Ｓｉｍｄの集中およびコピー動作を実行するための方法および装置

Country Status (8)

Country Link
US (1) US20170371657A1 (OSRAM)
EP (1) EP3475808B1 (OSRAM)
JP (1) JP7134100B2 (OSRAM)
KR (1) KR102507275B1 (OSRAM)
CN (1) CN109313548B (OSRAM)
ES (1) ES2869865T3 (OSRAM)
SG (1) SG11201810051VA (OSRAM)
WO (1) WO2017222798A1 (OSRAM)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10795678B2 (en) * 2018-04-21 2020-10-06 Microsoft Technology Licensing, Llc Matrix vector multiplier with a vector register file comprising a multi-port memory
US10782918B2 (en) * 2018-09-06 2020-09-22 Advanced Micro Devices, Inc. Near-memory data-dependent gather and packing
KR102811045B1 (ko) 2020-03-06 2025-05-21 삼성전자주식회사 데이터 버스, 그것의 데이터 처리 방법 및 데이터 처리 장치
US12443412B2 (en) 2022-01-30 2025-10-14 Simplex Micro, Inc. Method and apparatus for a scalable microprocessor with time counter
US12190116B2 (en) 2022-04-05 2025-01-07 Simplex Micro, Inc. Microprocessor with time count based instruction execution and replay
US12288065B2 (en) 2022-04-29 2025-04-29 Simplex Micro, Inc. Microprocessor with odd and even register sets
US12282772B2 (en) * 2022-07-13 2025-04-22 Simplex Micro, Inc. Vector processor with vector data buffer

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5761706A (en) * 1994-11-01 1998-06-02 Cray Research, Inc. Stream buffers for high-performance computer memory system
US5887183A (en) * 1995-01-04 1999-03-23 International Business Machines Corporation Method and system in a data processing system for loading and storing vectors in a plurality of modes
US6513107B1 (en) * 1999-08-17 2003-01-28 Nec Electronics, Inc. Vector transfer system generating address error exception when vector to be transferred does not start and end on same memory page
US7454585B2 (en) * 2005-12-22 2008-11-18 International Business Machines Corporation Efficient and flexible memory copy operation
US7484062B2 (en) * 2005-12-22 2009-01-27 International Business Machines Corporation Cache injection semi-synchronous memory copy operation
US8432409B1 (en) * 2005-12-23 2013-04-30 Globalfoundries Inc. Strided block transfer instruction
US8060724B2 (en) * 2008-08-15 2011-11-15 Freescale Semiconductor, Inc. Provision of extended addressing modes in a single instruction multiple data (SIMD) data processor
US9218183B2 (en) * 2009-01-30 2015-12-22 Arm Finance Overseas Limited System and method for improving memory transfer
US20120060016A1 (en) * 2010-09-07 2012-03-08 International Business Machines Corporation Vector Loads from Scattered Memory Locations
US8635431B2 (en) * 2010-12-08 2014-01-21 International Business Machines Corporation Vector gather buffer for multiple address vector loads
US8972697B2 (en) * 2012-06-02 2015-03-03 Intel Corporation Gather using index array and finite state machine
US9626333B2 (en) * 2012-06-02 2017-04-18 Intel Corporation Scatter using index array and finite state machine
US10049061B2 (en) * 2012-11-12 2018-08-14 International Business Machines Corporation Active memory device gather, scatter, and filter
US9563425B2 (en) * 2012-11-28 2017-02-07 Intel Corporation Instruction and logic to provide pushing buffer copy and store functionality
JP6253514B2 (ja) * 2014-05-27 2017-12-27 ルネサスエレクトロニクス株式会社 プロセッサ

Similar Documents

Publication Publication Date Title
JP2019525294A5 (OSRAM)
JP2016027701A5 (ja) 半導体装置
JP6793228B2 (ja) 画像プロセッサのためのシート生成部
JP6373425B2 (ja) 複数のビットを左にシフトし、複数の１を複数の下位ビットにプルインするための命令
CN104077107B (zh) 利用经掩码的全寄存器访问实现部分寄存器访问的处理器、方法和系统
US20210216325A1 (en) Packed data element predication processors, methods, systems, and instructions
US9250901B2 (en) Execution context swap between heterogeneous functional hardware units
JP5758515B2 (ja) バイパスマルチプルインスタンス化テーブルを用いた移動除去のためのシステム及び方法
US10482372B2 (en) Interconnection scheme for reconfigurable neuromorphic hardware
WO2017185396A1 (zh) 一种用于执行矩阵加/减运算的装置和方法
FI4083789T3 (fi) Erityiskäyttöön tarkoitettu neuroverkon koulutussiru
JP6051458B2 (ja) 複数のハッシュ動作を効率的に実行する方法および装置
CN107209722A (zh) 用于在安全飞地页面高速缓存中使安全飞地的进程分叉和建立子飞地的指令和逻辑
CN107408036A (zh) 用户级分叉与结合处理器、方法、系统和指令
JP6814369B2 (ja) パックドデータアライメントプラス演算命令、プロセッサ、方法、及びシステム
WO2018093439A3 (en) Processors, methods, systems, and instructions to load multiple data elements to destination storage locations other than packed data registers
WO2016100142A3 (en) Advanced processor architecture
JP2017142799A5 (OSRAM)
CN107315717B (zh) 一种用于执行向量四则运算的装置和方法
GB2517877A (en) Controlling an order for processing data elements during vector processing
TW200731739A (en) Cryptography system and elliptic curve operation method involved thereof
BR112015030001A2 (pt) instruções de acesso à memória de múltiplos registradores, processadores, métodos e sistemas
KR102507275B1 (ko) Simd 게더 및 카피 동작들을 수행하기 위한 방법 및 장치
JP2016194929A5 (OSRAM)
CN106575219A8 (zh) 针对用于处理运算的向量格式的指令和逻辑技术领域