JP2015534285A - Bonding bare chip dies - Google Patents

Bonding bare chip dies Download PDF

Info

Publication number
JP2015534285A
JP2015534285A JP2015541717A JP2015541717A JP2015534285A JP 2015534285 A JP2015534285 A JP 2015534285A JP 2015541717 A JP2015541717 A JP 2015541717A JP 2015541717 A JP2015541717 A JP 2015541717A JP 2015534285 A JP2015534285 A JP 2015534285A
Authority
JP
Japan
Prior art keywords
pad
bonding material
pad structure
microelectronic component
bonding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015541717A
Other languages
Japanese (ja)
Other versions
JP6283679B2 (en
JP2015534285A5 (en
Inventor
コンスタント ピーテル スミッツ,エズガー
コンスタント ピーテル スミッツ,エズガー
メノン ペリンシェリー,サンデープ
メノン ペリンシェリー,サンデープ
デン ブラント,ヨーレン ファン
デン ブラント,ヨーレン ファン
マンダムパラムビル,ラジェッシュ
フランシスカス マリア スクー,ハルマンヌス
フランシスカス マリア スクー,ハルマンヌス
Original Assignee
ネーデルランツ オルガニサティー フォール トゥーゲパスト‐ナトゥールヴェテンシャッペリーク オンデルズーク テーエンオー
ネーデルランツ オルガニサティー フォール トゥーゲパスト‐ナトゥールヴェテンシャッペリーク オンデルズーク テーエンオー
イメック フェーゼットヴェー
イメック フェーゼットヴェー
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ネーデルランツ オルガニサティー フォール トゥーゲパスト‐ナトゥールヴェテンシャッペリーク オンデルズーク テーエンオー, ネーデルランツ オルガニサティー フォール トゥーゲパスト‐ナトゥールヴェテンシャッペリーク オンデルズーク テーエンオー, イメック フェーゼットヴェー, イメック フェーゼットヴェー filed Critical ネーデルランツ オルガニサティー フォール トゥーゲパスト‐ナトゥールヴェテンシャッペリーク オンデルズーク テーエンオー
Publication of JP2015534285A publication Critical patent/JP2015534285A/en
Publication of JP2015534285A5 publication Critical patent/JP2015534285A5/ja
Application granted granted Critical
Publication of JP6283679B2 publication Critical patent/JP6283679B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/02Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by mechanical features, e.g. shape
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/22Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
    • B23K35/24Selection of soldering or welding materials proper
    • B23K35/26Selection of soldering or welding materials proper with the principal constituent melting at less than 400 degrees C
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/22Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
    • B23K35/24Selection of soldering or welding materials proper
    • B23K35/26Selection of soldering or welding materials proper with the principal constituent melting at less than 400 degrees C
    • B23K35/262Sn as the principal constituent
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09JADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J5/00Adhesive processes in general; Adhesive processes not provided for elsewhere, e.g. relating to primers
    • C09J5/06Adhesive processes in general; Adhesive processes not provided for elsewhere, e.g. relating to primers involving heating of the applied adhesive
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27Manufacturing methods
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09JADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J2203/00Applications of adhesives in processes or use of adhesives in the form of films or foils
    • C09J2203/326Applications of adhesives in processes or use of adhesives in the form of films or foils for bonding electronic components such as wafers, chips or semiconductors
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09JADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J2301/00Additional features of adhesives in the form of films or foils
    • C09J2301/30Additional features of adhesives in the form of films or foils characterized by the chemical, physicochemical or physical properties of the adhesive or the carrier
    • C09J2301/304Additional features of adhesives in the form of films or foils characterized by the chemical, physicochemical or physical properties of the adhesive or the carrier the adhesive being heat-activatable, i.e. not tacky at temperatures inferior to 30°C
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09JADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J2301/00Additional features of adhesives in the form of films or foils
    • C09J2301/40Additional features of adhesives in the form of films or foils characterized by the presence of essential components
    • C09J2301/416Additional features of adhesives in the form of films or foils characterized by the presence of essential components use of irradiation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • H01L2021/60277Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation involving the use of conductive adhesives
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68359Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68381Details of chemical or physical process used for separating the auxiliary support from a device or wafer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/11001Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • H01L2224/11003Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for holding or transferring the bump preform
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/111Manufacture and pre-treatment of the bump connector preform
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/111Manufacture and pre-treatment of the bump connector preform
    • H01L2224/1111Shaping
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/113Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133Manufacturing methods by local deposition of the material of the bump connector in solid form
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13005Structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13199Material of the matrix
    • H01L2224/1329Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13299Base material
    • H01L2224/133Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141Disposition
    • H01L2224/1412Layout
    • H01L2224/1413Square or rectangular array
    • H01L2224/14131Square or rectangular array being uniform, i.e. having a uniform pitch across the array
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27Manufacturing methods
    • H01L2224/27001Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27Manufacturing methods
    • H01L2224/273Manufacturing methods by local deposition of the material of the layer connector
    • H01L2224/2733Manufacturing methods by local deposition of the material of the layer connector in solid form
    • H01L2224/27334Manufacturing methods by local deposition of the material of the layer connector in solid form using preformed layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/2901Shape
    • H01L2224/29011Shape comprising apertures or cavities
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/2901Shape
    • H01L2224/29012Shape in top view
    • H01L2224/29013Shape in top view being rectangular or square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/2902Disposition
    • H01L2224/29034Disposition the layer connector covering only portions of the surface to be connected
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/731Location prior to the connecting process
    • H01L2224/73101Location prior to the connecting process on the same surface
    • H01L2224/73103Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/731Location prior to the connecting process
    • H01L2224/73101Location prior to the connecting process on the same surface
    • H01L2224/73103Bump and layer connectors
    • H01L2224/73104Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/741Apparatus for manufacturing means for bonding, e.g. connectors
    • H01L2224/742Apparatus for manufacturing bump connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525Means for applying energy, e.g. heating means
    • H01L2224/75252Means for applying energy, e.g. heating means in the upper part of the bonding apparatus, e.g. in the bonding head
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119Arrangement of the bump connectors prior to mounting
    • H01L2224/81191Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119Arrangement of the bump connectors prior to mounting
    • H01L2224/81192Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • H01L2224/81815Reflow soldering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/8185Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/81855Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/81862Heat curing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83192Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832Applying energy for connecting
    • H01L2224/8322Applying energy for connecting with energy being in the form of electromagnetic radiation
    • H01L2224/83224Applying energy for connecting with energy being in the form of electromagnetic radiation using a laser
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83862Heat curing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/921Connecting a surface with connectors of different types
    • H01L2224/9211Parallel connecting processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985Flexible insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92Specific sequence of method steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/07802Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/38Effects and problems related to the device integration
    • H01L2924/381Pitch distance
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Mechanical Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Organic Chemistry (AREA)
  • Ceramic Engineering (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Wire Bonding (AREA)

Abstract

マイクロ電子部品のアセンブリの方法が提供され、本方法は、導電性熱硬化型樹脂材料またはフラックス基剤ソルダー、および導電性熱可塑性の材料ダイ・ボンディング材料層に隣接する動的放出層、を含む導電性ダイ・ボンディング材料を準備するステップと;動的放出層が活性化されて、導電性ダイ・ボンディング材料物質を処理対象のパッド構造体に移動させ、該パッド構造体の選択された部分が転写された導電性ダイ・ボンディング材料で覆われるように、ダイ・ボンディング材料層に隣接する動的放出層上にレーザ・ビームを作用させるステップと;を含み、レーザ・ビームは、ダイ・ボンディング材料物質が熱硬化性を保つように、タイミングおよびエネルギを制限される。これにより、接着剤が転写プロセス中に過剰な熱曝露によって無効化するのを防止しながら、接着性物質を転写することができる。【選択図】図2AA method of assembling microelectronic components is provided, the method comprising a conductive thermosetting resin material or flux base solder, and a dynamic release layer adjacent to a conductive thermoplastic material die-bonding material layer. Providing a conductive die bonding material; activating the dynamic release layer to move the conductive die bonding material material to the pad structure to be treated; and a selected portion of the pad structure is Applying a laser beam onto the dynamic emission layer adjacent to the die bonding material layer so as to be covered with the transferred conductive die bonding material, the laser beam comprising a die bonding material Timing and energy are limited so that the material remains thermoset. This allows the adhesive material to be transferred while preventing the adhesive from defeating due to excessive heat exposure during the transfer process. [Selection] Figure 2A

Description

本発明は、基板上、特にフレキシブル基板上でのベア・ダイ・チップ部品の相互接続および固定方法に関する。   The present invention relates to a method for interconnecting and securing bare die chip components on a substrate, in particular on a flexible substrate.

基板上の個別ベア・チップ部品またはマイクロ電子部品(チップ)の相互接続は、チップ部品が配置位置に取り付けられる際に、基板への全ての電気的接続および固定ができるように、細密な電気的または他の種類の相互接続を可能にするため、十分な精度による正確な材料の被着(deposition)を必要とするプロセスである。一般に、ベア・ダイを下向きにして、すなわち、回路基板電極に向いたチップまたはパッケージの底面の電極を用い、等方性導電性接着剤またはソルダー・ペーストを使ってボンディングすることによってこのプロセスを実施することが予見される。導電性接着剤の一例に、銀粒子を含有させた温度またはUV硬化型樹脂がある。ソルダー・ペーストは、通常、ソルダー粒子とフラックスとを含む。このようなソルダー・ペーストは、粒子上の酸化層を除去しリフロー過程での濡れ性を向上するため、フラックスを必要とする。両種の相互接続、すなわち、導電性接着剤とソルダー・ペーストとは、熱衝撃に敏感で、チップの装着前はこれを回避する必要がある。フラックスは120〜150℃を超える温度で活性化され、また、導電性接着剤に対しては、熱衝撃は当該接着剤の接着性を劣化させることになる。近年、フレキシブル基板上に、ベア・シリコンまたはLEDチップ、インターポーザまたはボール・グリッド・アレイをボンディングするため、導電性接着剤およびソルダー・ペーストを印刷するいくつかの方法が知られている。最新の方法には、スクリーン印刷および孔版印刷が含まれる。現在の技法は効率的である。しかしながら、これらにはいくつか固有の欠点がある。
a)スクリーンおよび孔版印刷は高速な技法ではあるが、これらは必要な分解能を持たない(約100um)。接触モードおよび基板のウェブの動きにより、位置ずれが起こり易くなる。これらは接触モードのプロセスなので、脆弱な基板への損傷が生じる可能性があり、チップの装着の前に材料の単一層を被着できるだけである。該技法は、非平坦な表面を取り扱えず、特にフォイル・ベースのロール・ツー・ロールのプロセスに対してウェブの変形を補償することができない。さらに、スクリーンの作製が高価で、フレキシブルとはとても言えず、これらは、スクリーン印刷については10,000〜100,000回の稼働後に、孔版印刷については200,000回の稼働後に取り替えなければならない。最後に、適切な結果を得るためには定期的な清掃およびメンテナンスが欠かせない。
b)分注およびジェット方式は非接触工法であり、孔版またはマスクを必要としない。しかしながら、これら方式の分解能は250umまでに限定され、これはほとんどのベア・ダイSiチップおよび小型受動部品に対して不十分である。さらに、これらは、通常秒あたり10ドットのスループットを有する比較的に低速なプロセスである。
c)ピン転写は有力候補となる方法であるが、転写(transfer)される層の粘度範囲および厚さに制限があり、転写される形状がフレキシブルでない。
The interconnection of individual bare chip components or microelectronic components (chips) on the substrate is a fine electrical connection so that all electrical connections and fixation to the substrate can be made when the chip component is installed in place. Or it is a process that requires accurate material deposition with sufficient accuracy to allow other types of interconnections. Typically, this process is performed by bonding with an isotropic conductive adhesive or solder paste with the bare die facing down, i.e., using the chip or bottom electrode of the package facing the circuit board electrode. It is foreseen. An example of the conductive adhesive is a temperature or UV curable resin containing silver particles. The solder paste usually contains solder particles and a flux. Such a solder paste requires a flux in order to remove the oxide layer on the particles and improve the wettability during the reflow process. Both types of interconnections, i.e., conductive adhesive and solder paste, are sensitive to thermal shock and must be avoided before mounting the chip. The flux is activated at a temperature exceeding 120 to 150 ° C., and for the conductive adhesive, thermal shock deteriorates the adhesiveness of the adhesive. In recent years, several methods for printing conductive adhesives and solder pastes for bonding bare silicon or LED chips, interposers or ball grid arrays on flexible substrates are known. Current methods include screen printing and stencil printing. Current techniques are efficient. However, these have some inherent disadvantages.
a) Screen and stencil printing are fast techniques, but they do not have the necessary resolution (about 100 um). Misalignment is likely to occur due to the contact mode and movement of the substrate web. Since these are contact mode processes, damage to the fragile substrate can occur and only a single layer of material can be deposited prior to chip mounting. The technique cannot handle non-planar surfaces and cannot compensate for web deformation, especially for foil-based roll-to-roll processes. Furthermore, the production of the screen is expensive and not very flexible, and these must be replaced after 10,000 to 100,000 operations for screen printing and 200,000 operations for stencil printing. . Finally, regular cleaning and maintenance is essential to get the right results.
b) The dispensing and jet methods are non-contact methods and do not require a stencil or mask. However, the resolution of these schemes is limited to 250 um, which is insufficient for most bare die Si chips and small passive components. Furthermore, these are relatively slow processes with a typical throughput of 10 dots per second.
c) Pin transfer is a promising method, but there are limitations on the viscosity range and thickness of the transferred layer, and the transferred shape is not flexible.

ピケ(Pique)ら著「銀ナノ・ペーストのレーザ直接描写による、相互接続の三次元印刷(Three− Dimensional Printing of Interconnects by Laser Direct− Write of Silver Nanopastes)」、アドバンスト・マテリアルズ(Advanced Materials)、2010年10月25日、第22巻、第40号、4462〜4466頁、には、ベア・ダイLEDに対する電気配線ボンディング相互接続の別の工法を提供するため、ソルベント・ベースの乾燥ナノシルバ・ペーストを基板に転写するレーザ直接描画法が説明されている。しかしながら、この方法は、裏向けボンディング工法でなく、チップ上と基板上との電気接続が同じ方向を向いており、これは基板への接着によるいかなる固定も提供しない。これは、ベア・ダイをポリイミド基板上のポケット中に配置した後、電気接続だけを提供し、構造的な接着は提供しないので不適切である。さらに、この方法は、レーザ・パルスの使用によって接着剤がボンディングに適さない状態に硬化または劣化されることになるので、熱硬化型導電性接着剤などほとんどの相互接続材料には適さない。   Pique et al., “Three-Dimensional Printing of Interconnecting by Laser Direct- Write of Silver Nanopaths, Advanced Materials, Advanced Materials, by Laser Direct Depiction of Silver Nano-Pastes”. October 25, 2010, Vol. 22, No. 40, pages 4462-4466, Solvent-based dry nanosilva paste to provide another method of electrical wire bonding interconnection to bare die LEDs A laser direct writing method for transferring a film to a substrate is described. However, this method is not a reverse bonding method, and the electrical connection between the chip and the substrate is in the same direction, which does not provide any fixation by adhesion to the substrate. This is inadequate because it provides only electrical connections and no structural bonding after placing the bare die in a pocket on the polyimide substrate. In addition, this method is not suitable for most interconnect materials such as thermoset conductive adhesives, as the use of laser pulses results in the adhesive being cured or degraded to a state unsuitable for bonding.

従来技術のアセンブリは、十分なフレキシビリティおよび信頼性を備えた、フレキシブル基板上への微細ピッチのベア・ダイの高分解能ボンディングのための適切な方法を提供できていない。本発明は、この課題に対するソリューションを探求する。この目的のため、一つ以上の電気接続パッドを有するマイクロ電子部品、特にベア・ダイ部品を、それぞれ一つ以上の接続パッドを介してマイクロ電子部品に相互接続するように配置された接続パッド構造体を基板表面に有する基板上にボンディングする方法の提供を提案し、本方法は、
− 硬化型導電性接着剤またはフラックス基剤ソルダー・ペーストのボンディング材料、および該ボンディング材料層に隣接する動的放出層を含むドナー・フィルムを準備するステップと、
− レーザ・システムのレーザ・ビームを整列させ、基板表面から距離を保ってドナー・フィルムを導くステップと、
− 動的放出層が活性化されて、ボンディング材料層から転写されたボンディング物質によって接続パッドまたは接続パッド構造体の選択された部分が覆われるように、動的放出層上にレーザ・ビームを作用させるステップと、
− マイクロ電子部品のパッドおよび基板パッド構造体の一方または両方上のボンディング物質が、パッド構造体とそれぞれのパッドとの間の電気接続を形成するように、マイクロ電子部品のパッドを該パッド構造体に宛がうステップと、
− ボンディング物質の導電性接着剤を硬化させる、またはソルダー・ペーストをリフローさせることによって、1Mpaを上回るせん断強度でマイクロ電子部品をボンディングするステップと、
を含む。
Prior art assemblies have failed to provide an adequate method for high resolution bonding of fine pitch bare dies on flexible substrates with sufficient flexibility and reliability. The present invention seeks a solution to this problem. For this purpose, a connection pad structure arranged to interconnect a microelectronic component having one or more electrical connection pads, in particular a bare die component, to the microelectronic component via one or more connection pads, respectively. Proposed to provide a method of bonding on a substrate having a body on the substrate surface,
Providing a donor film comprising a curable conductive adhesive or flux base solder paste bonding material and a dynamic release layer adjacent to the bonding material layer;
-Aligning the laser beam of the laser system and guiding the donor film at a distance from the substrate surface;
-Actuate the laser beam on the dynamic emission layer so that the active emission layer is activated and a selected portion of the connection pad or connection pad structure is covered by the bonding material transferred from the bonding material layer; Step to
The pad of the microelectronic component is placed on the pad structure such that bonding material on one or both of the pad of the microelectronic component and the substrate pad structure forms an electrical connection between the pad structure and the respective pad. The steps addressed to
Bonding the microelectronic component with a shear strength greater than 1 Mpa by curing the conductive adhesive of the bonding material or reflowing the solder paste;
including.

上記に応じ、別のボンディング方法が提供され、本方法では、ボンディング物質を所望の分解能サイズで転写でき、同時に、ボンディング物質が転写プロセス中に過剰な熱曝露によって無効化するのを防止することができる。このボンディング物質は、熱硬化型もしくは熱可塑性接着剤、またはソルダー・ペーストを包含するフラックスによって形成することができ、ソルダー・ペーストを包含するフラックスの、ダイ・ボンディング材料から基板表面への転写において、レーザ・ビームは、転写されるボンディング物質内のフラックスが元の状態を保つように、タイミングおよびエネルギを制限される。当然のことながら、ボンディング材料がそのボンディング特性を保っていれば、ボンディング物質をボンディング材料層からマイクロ電子部品のパッドまたはパッド構造体に転写した後も、そのボンディング物質は元の状態を保つ。つまり、ボンディング物質は、固定化ステップ、すなわち熱硬化材料の硬化またはソルダー・ペーストのリフローによるボンディングに、適した状態を保つ。このように、効率的なボンディング方法が提供され、該方法においては、具体的には、フレキシブル基板上に配置されたマイクロ・フィーチャを基準としてマイクロ電子部品を位置決めすることによって、従来型のパッド・サイズよりも相当に小さい分解能のスポット・サイズで、マイクロ電子部品のパッドをボンディングし電気的に相互接続することができる。   In response to the above, another bonding method is provided, in which the bonding material can be transferred with the desired resolution size, while at the same time preventing the bonding material from being invalidated by excessive heat exposure during the transfer process. it can. This bonding material can be formed by a thermosetting or thermoplastic adhesive, or a flux that includes a solder paste, in transferring the flux including the solder paste from the die bonding material to the substrate surface. The laser beam is limited in timing and energy so that the flux in the transferred bonding material remains intact. Of course, if the bonding material maintains its bonding characteristics, the bonding material remains in its original state after the bonding material is transferred from the bonding material layer to the pad or pad structure of the microelectronic component. That is, the bonding material remains suitable for the immobilization step, i.e., bonding by thermosetting material curing or solder paste reflow. Thus, an efficient bonding method is provided, in which a conventional electronic pad is positioned by positioning a microelectronic component relative to a microfeature placed on a flexible substrate. The microelectronic component pads can be bonded and electrically interconnected with a spot size with a resolution much smaller than the size.

マイクロ電子部品の概略的アセンブリ方法を示す。1 shows a schematic assembly method of a microelectronic component. 接着剤またはソルダー物質を転写するためのセットアップの概略的実施形態を示す。Figure 3 shows a schematic embodiment of a setup for transferring an adhesive or solder material. 接着剤またはソルダー物質を転写するためのセットアップの概略的実施形態を示す。Figure 3 shows a schematic embodiment of a setup for transferring an adhesive or solder material. ボンディング方法を実装するための、テープ・ベースの供給システムを示す。1 shows a tape-based supply system for implementing a bonding method. ボンディング方法を実装するための、テープ・ベースの供給システムを示す。1 shows a tape-based supply system for implementing a bonding method. チップ・アセンブリのためのロール・ツー・ロール供給システムを示す。1 shows a roll-to-roll supply system for chip assembly. ボール・グリッド・アレイ型構造体を基板に相互接続するための概略的実施形態を示す。Fig. 3 shows a schematic embodiment for interconnecting a ball grid array type structure to a substrate. フォイル上の受動部品またはベア・ダイの相互接続のための概略的実施形態を示す。Fig. 4 shows a schematic embodiment for the interconnection of passive components or bare dies on a foil. 構造化されたドナー・フィルムの例を示す。An example of a structured donor film is shown.

一態様において、個別チップ部品を基板上にダイ・ボンディングする材料の高速の位置決めのための直接描画法が提供され、これは、リール・ツー・リール製造方式で稼働することができる。具体的には、本方法は、高粘度の材料の高分解能被着(deposition)のために用いることができる。本開示の方法およびシステムで達成可能な分解能によって、転写されたボンディング材料が50ミクロンより小さなスポット直径を有する、被転写ダイ・ボンディング材料の分解能スポット・サイズを得ることが可能である。   In one aspect, a direct writing method is provided for high-speed positioning of materials that die-bond individual chip components onto a substrate, which can be operated on a reel-to-reel manufacturing scheme. Specifically, the method can be used for high resolution deposition of high viscosity materials. With the resolution achievable with the disclosed method and system, it is possible to obtain a resolution spot size for the transferred die-bonding material where the transferred bonding material has a spot diameter of less than 50 microns.

図1は、ベア・ダイ・チップ部品(チップ)10の個別パッド30を、フレキシブル基板20のパッド構造体40上にボンディングするための方法のいくつかの実施形態(A、B、C)を概略的に示す。後記でさらに説明するように、本方法は、フレキシブル基板20のウェブの変形を補正するのに十分な精度を有する。本記載で使われる用語「フレキシブル基板」とは、具体的には、リール・ツー・リール・プロセスで使用するのに十分な曲げ性のある基板を言う。言い換えれば、本記載で用いるフレキシブル基板とは、基板が基本的な機能性を失わずに、ある特定の曲率、例えば(リールの直径の如何にもよるが)、1〜100センチメートルの曲率半径を超えた屈曲を可能とするのに十分にフレキシブルな基板である。チップ・ボンディング材料物質50の供給は、パッド構造体40上(図1のA)または、例えば図1のBに示されるように、チップのパッド30上に配置することができる。次いで、チップ10を、基板20のウェブのパッド構造体40に直接ボンディングすればよい。上記に加えまたは上記に換えて、導電性ダイ・ボンディング物質と構造用接着剤60との合成パターンを設けることもできる(図1のC)。また、これらに換えて、本方法は、積層フレキシブル基板上に配置された相互接続パッド構造体に対しても提供することが可能である。   FIG. 1 outlines several embodiments (A, B, C) of a method for bonding individual pads 30 of a bare die chip component (chip) 10 onto a pad structure 40 of a flexible substrate 20. Indicate. As described further below, the method has sufficient accuracy to correct for deformation of the web of flexible substrate 20. As used herein, the term “flexible substrate” specifically refers to a substrate that is sufficiently bendable for use in a reel-to-reel process. In other words, the flexible substrate used in this description refers to a certain curvature, for example (depending on the reel diameter), a radius of curvature of 1 to 100 centimeters, without the substrate losing its basic functionality. The substrate is flexible enough to allow bending beyond the range. The supply of chip bonding material 50 can be placed on the pad structure 40 (A in FIG. 1) or on the pad 30 of the chip, for example as shown in FIG. 1B. The chip 10 may then be bonded directly to the web pad structure 40 of the substrate 20. In addition to or instead of the above, a synthetic pattern of the conductive die bonding material and the structural adhesive 60 can be provided (C in FIG. 1). Alternatively, the present method can also be provided for interconnect pad structures disposed on a laminated flexible substrate.

図2Aおよび2Bは、本明細書で請求される方法のため、ダイ・ボンディング物質1511を、基板20(図2A)上のパッド構造体40に、またはベア・ダイ10(図2B)のパッド30に転写するための例示的な転写セットアップを示す。或る実施形態において、一つ以上の電気接続パッドを有するマイクロ電子部品、特にベア・ダイ部品10を、それぞれ一つ以上の接続パッドを介してマイクロ電子部品に相互接続するように配置された接続パッド構造体40を基板表面上に有する基板20上にボンディングする方法が提供され、本方法は、
− 硬化型導電性接着剤151、および動的放出層152を含むドナー・フィルムを準備するステップと、
− レーザ・システムのレーザ・ビームを整列させ、基板表面から距離を保ってドナー・フィルムを導くステップと、
− 動的放出層が活性化されて、ドナー・フィルムから転写される接着剤50によって接続パッドまたは接続パッド構造体の選択された部分が覆われるように、動的放出層上にレーザ・ビームを作用させるステップであって、レーザ・ビームは、転写される接着剤が硬化性を保つようにタイミングおよびエネルギを制限される、該作用させるステップと、
− マイクロ電子部品10のパッドおよびパッド構造体の一方または両方上のボンディング物質が、パッド構造体とそれぞれのパッドとの間の電気接続を形成するように、マイクロ電子部品10のパッドを該パッド構造体に宛がうステップと、
− 該パッドと該パッド構造体との間の導電性接着剤を硬化させ、1Mpaを上回るせん断強度でマイクロ電子部品をボンディングするステップと、
を含む。
2A and 2B illustrate, for the method claimed herein, die bonding material 1511 can be applied to pad structure 40 on substrate 20 (FIG. 2A) or pad 30 of bare die 10 (FIG. 2B). Fig. 2 shows an exemplary transcription setup for transcription. In an embodiment, a connection arranged to interconnect a microelectronic component having one or more electrical connection pads, in particular a bare die component 10, to the microelectronic component via each one or more connection pads. A method of bonding on a substrate 20 having a pad structure 40 on a substrate surface is provided, the method comprising:
Providing a donor film comprising a curable conductive adhesive 151 and a dynamic release layer 152;
-Aligning the laser beam of the laser system and guiding the donor film at a distance from the substrate surface;
A laser beam is applied over the dynamic emission layer such that the active emission layer is activated and the adhesive pad 50 transferred from the donor film covers a selected portion of the connection pad or connection pad structure. An actuating step wherein the laser beam is limited in timing and energy so that the transferred adhesive remains curable; and
The pad of the microelectronic component 10 is connected to the pad structure such that the bonding material on one or both of the pad and the pad structure of the microelectronic component 10 forms an electrical connection between the pad structure and the respective pad. Steps to the body,
-Curing the conductive adhesive between the pad and the pad structure and bonding the microelectronic component with a shear strength greater than 1 Mpa;
including.

或る実施形態において、一つ以上の電気接続パッドを有するマイクロ電子部品、特にベア・ダイ部品10を、それぞれ一つ以上の接続パッドを介してマイクロ電子部品に相互接続するように配置された接続パッド構造体40を基板表面上に有する基板20上にボンディングする方法が提供され、本方法は、
− ソルダー・ペースト151、および動的放出層152を含むドナー・フィルムを準備するステップと、
− レーザ・システムのレーザ・ビームを整列させ、基板表面から距離を保ってドナー・フィルムを導くステップと、
− 動的放出層が活性化されて、ドナー・フィルムから転写されたソルダー・ペースト50によって接続パッドまたは接続パッド構造体の選択された部分が覆われるように、動的放出層上にレーザ・ビームを作用させるステップであって、レーザ・ビームは、転写されるソルダー・ペーストが10%を上回る容積パーセントのフラックスから成るフラックスを含むように、タイミングおよびエネルギを制限される、該作用させるステップと、
− マイクロ電子部品10のパッドおよびパッド構造体の一方または両方上のソルダー・ペーストが、パッド構造体とそれぞれのパッドとの間の電気接続を形成するように、マイクロ電子部品10のパッドを該パッド構造体に宛がうステップと、
− パッドとパッド構造体との間のソルダー・ペーストをリフローさせて、1Mpaを上回るせん断強度でマイクロ電子部品をボンディングするステップと、
を含む。
In an embodiment, a connection arranged to interconnect a microelectronic component having one or more electrical connection pads, in particular a bare die component 10, to the microelectronic component via each one or more connection pads. A method of bonding on a substrate 20 having a pad structure 40 on a substrate surface is provided, the method comprising:
Providing a donor film comprising a solder paste 151 and a dynamic release layer 152;
-Aligning the laser beam of the laser system and guiding the donor film at a distance from the substrate surface;
A laser beam on the dynamic emission layer such that the active emission layer is activated and the solder paste 50 transferred from the donor film covers a selected portion of the connection pad or connection pad structure. The laser beam is timed and energy limited such that the transferred solder paste includes a flux comprising a volume percent flux greater than 10%; and
The pad of the microelectronic component 10 is placed on the pad so that the solder paste on one or both of the pad and the pad structure of the microelectronic component 10 forms an electrical connection between the pad structure and the respective pad. A step addressing the structure;
Reflowing the solder paste between the pad and the pad structure to bond the microelectronic component with a shear strength greater than 1 Mpa;
including.

従来技術の方法と対照的に、これらの実施形態は、マイクロ電子部品のパッドを基板のそれぞれのパッド構造体に配置した後、それら部品の高速で高分解能のボンディングを提供する、という共通の概念を有する。転写される接着剤またはソルダー・ペーストは、それぞれ元の状態を保つので、具体的には、転写の過程ですなわち配置の前において硬化可能またはリフロー可能な状態を保つので、ボンディング特性は最適であり、部品10をパッド構造体上に配置した後、ボンディング物質、具体的には接着剤またソルダー・ペーストをそれぞれ硬化またはリフローすることができ、1Mpaを上回るボンディング強度を有し得る電気接続性のあるロバストなボンディングが提供される。これは、大量生産工業用途のため非常に効率的でコスト効果的となり得る方法である。   In contrast to prior art methods, these embodiments share the common concept of providing high speed, high resolution bonding of the components after the pads of the microelectronic components are placed on the respective pad structures of the substrate. Have The transferred adhesives or solder pastes each remain in their original state, in particular the bonding properties are optimal as they remain curable or reflowable during the transfer process, ie prior to placement. , After placing the component 10 on the pad structure, the bonding material, specifically adhesive or solder paste, can be cured or reflowed respectively, with electrical connectivity that can have a bonding strength of more than 1 Mpa Robust bonding is provided. This is a very efficient and cost effective method for mass production industrial applications.

このセットアップでは、約20〜200ミクロンのスポット・サイズDで形成されたレーザ・スポット、具体的には、20〜300mJ/cm、さらに具体的には40〜150mJ/cmのフルエンスを有するNd:YAGまたはエクシマ・レーザのスポットが用いられる。 In this setup, a laser spot formed with a spot size D of about 20-200 microns, specifically Nd with a fluence of 20-300 mJ / cm 2 , more specifically 40-150 mJ / cm 2. : YAG or Excimer laser spots are used.

このスポットは、透明なキャリア基板70、この例では、248nmKrFエクシマおよびPET用の石英ガラス、または355nmNd:YAGレーザ用のソーダ石灰ガラス上に照準される。基板70上に導電性ダイ付着ダイ・ボンディング材料15が設けられ、これは、該導電性熱硬化材料またはフラックス基剤ソルダー・ペーストのダイ・ボンディング材料層151と、導電性熱硬化またはフラックス基剤ソルダー材料のダイ・ボンディング材料層151に隣接する動的放出層152とを含む。動的放出層は、当該技術分野で周知のものであり、通常、層中に形成された、局部的に照射されたとき局部的に急激にガス状物質に変形する組成物を含み、このガス状物質の推進作用によって動的放出が提供される。この例において、動的放出層152は、約100nm厚さのトリアジン層で形成されており、該層は、犠牲動的放出層(DRL:dynamic release layer)として機能し、光活性化されたとき窒素と他の有機揮発ガス1521とに分解するポリマーを含む。動的放出、すなわち、動的放出層152から接続パッド構造体40の選択された部分への硬化型導電性接着剤またはフラックス基剤ソルダー・ペーストのボンディング材料の動的放出を提供できるならば、他の組成の物質を動的放出層152に備えることも同様に適切である。典型的なピーク吸収は290〜330nmに在ることが分かっており、308〜248nmでのアブレーション閾値は、22〜32mJ/cmと極めて低く、ドナー・ダイ付着フィルム層またはソルダー・ペーストには熱負荷がかからず、転写後も元の状態で、ダイ・ボンディング物質1511は熱硬化可能状態を保つ。例えば、レーザ・ビームは、動的放出層152からの動的放出によって、接続パッドまたは接続パッド構造体40の選択された部分に転写されたボンディング物質が、硬化可能状態を保ち、あるいは10%を上回る容積パーセントのソルダー・フラックスから成るように、タイミングおよびエネルギを制限され得る。しかして、ダイ・ボンディング材料層15の導電性熱硬化型材料に隣接する動的放出層152上にレーザ・ビームを作用させることによる、動的放出層152からパッド構造体への転写の間も、望ましい材料特性を保つことができ、これにより、動的放出層152が活性化されて導電性ダイ付着ダイ・ボンディング物質1511が移動され、基板20の選択された部分が転写された導電性ダイ・ボンディング材料で覆われる。 This spot is aimed on a transparent carrier substrate 70, in this example 248 nm KrF excimer and quartz glass for PET, or soda lime glass for 355 nm Nd: YAG laser. A conductive die attach die bonding material 15 is provided on a substrate 70, which includes a die bonding material layer 151 of the conductive thermosetting material or flux base solder paste, and a conductive thermosetting or flux base. And a dynamic release layer 152 adjacent to the die bonding material layer 151 of solder material. Dynamic release layers are well known in the art and typically include a composition formed in the layer that, when locally irradiated, abruptly transforms into a gaseous material, Dynamic release is provided by the propellant action of the particulate material. In this example, the dynamic emission layer 152 is formed of a triazine layer having a thickness of about 100 nm, and the layer functions as a sacrificial dynamic emission layer (DRL) when photoactivated. Contains a polymer that decomposes into nitrogen and other organic volatile gases 1521. If it can provide dynamic release, i.e., dynamic release of a curable conductive adhesive or flux-based solder paste bonding material from the dynamic release layer 152 to selected portions of the connection pad structure 40, It is equally appropriate to provide the dynamic release layer 152 with materials of other compositions. The typical peak absorption has been found to be at 290-330 nm, the ablation threshold at 308-248 nm is very low, 22-32 mJ / cm 2, and the donor die attach film layer or solder paste has a thermal No load is applied, and the die bonding material 1511 remains in a thermosetting state in the original state after transfer. For example, the laser beam may cause the bonding material transferred to a selected portion of the connection pad or connection pad structure 40 to be curable by dynamic emission from the dynamic emission layer 152, or 10%. Timing and energy may be limited to consist of greater volume percent solder flux. Thus, during transfer from the dynamic emission layer 152 to the pad structure by applying a laser beam onto the dynamic emission layer 152 adjacent to the conductive thermosetting material of the die bonding material layer 15. Desirable material properties can be maintained, thereby activating the dynamic release layer 152 to move the conductive die attach die bonding material 1511 and transfer selected portions of the substrate 20 to the conductive die. • Covered with bonding material.

選択された部分を導電性ダイ・ボンディング材料で覆うことは、いうまでもなく、パッド構造体と導電性ダイとの間に適切な電気接続を備える機能を有することである。図2aおよび2bに見ることができるように、この例では、HenkelからCE3103WLVとして市販されているような、例えば典型的には4〜10E−4オーム.cmの体積抵抗率を持つCuコートの基板または銀トラック上の電気導電性と、10〜3分の典型的な硬化温度120〜150℃と、15〜25Pa.sの粘度とを有する、熱硬化型等方性導電性接着剤材料151が転写される。本方法の一般的適用性を例証するために、160〜180Pa.sの粘度を有する高粘度の導電性接着剤からなる、Henkelからの別の実験導電性接着剤が転写され、これは150℃で約10分間硬化される。導電性接着剤151は、動的放出層152上に設けられ、20〜30ミクロン、具体的には25ミクロンの厚さの均質層として設けられる。この厚さは、約25umまたは50umに制御されるが、理論的には任意の厚さとすることができよう。ドナー・ボンディング材料は、シム80によって基板から約13〜150ミクロン離れた距離に保持される。   Covering selected portions with a conductive die bonding material, of course, has the function of providing an appropriate electrical connection between the pad structure and the conductive die. As can be seen in FIGS. 2a and 2b, in this example, as commercially available from Henkel as CE3103WLV, for example typically 4-10E-4 ohms. electrical conductivity on a Cu-coated substrate or silver track with a volume resistivity of cm, a typical curing temperature of 120 to 150 ° C. for 10 to 3 minutes, and 15 to 25 Pa. A thermosetting isotropic conductive adhesive material 151 having a viscosity of s is transferred. To illustrate the general applicability of the method, 160-180 Pa. Another experimental conductive adhesive from Henkel, consisting of a high viscosity conductive adhesive with a viscosity of s, is transferred and cured at 150 ° C. for about 10 minutes. The conductive adhesive 151 is provided on the dynamic release layer 152 and is provided as a homogeneous layer having a thickness of 20 to 30 microns, specifically 25 microns. This thickness is controlled to about 25 um or 50 um, but could theoretically be any thickness. The donor bonding material is held at a distance of about 13 to 150 microns from the substrate by shim 80.

さらに、導電性接着剤をフラックス基剤のSn96.5Ag3Cu0.5の型5のソルダー・ペーストに置き換えることも可能である。フラックスを有するソルダーの適切な転写を達成することができ、機能性はリフローによって確かにすることができる。また、非導電性構造用接着剤または圧力感受性接着剤もうまく転写することが可能である。該接着剤は1.2Pa.sの粘度とすればよい。   Furthermore, it is also possible to replace the conductive adhesive with a flux base Sn96.5Ag3Cu0.5 type 5 solder paste. Proper transfer of solder with flux can be achieved and functionality can be ensured by reflow. Also, non-conductive structural adhesives or pressure sensitive adhesives can be successfully transferred. The adhesive is 1.2 Pa.s. The viscosity may be s.

或る実施形態において、ダイ・ボンディング材料層は、約7E−4オーム.cmの高導電性と、175〜200℃で約1.5時間の硬化条件とを有する、15〜30ミクロン厚さの固体熱可塑性層とすることができる。   In some embodiments, the die bonding material layer is about 7E-4 ohms. It can be a 15-30 micron thick solid thermoplastic layer having a high conductivity of cm and curing conditions of about 1.5 hours at 175-200 ° C.

図3Aおよび3Bには、リール185上に巻かれリール180に戻ることになるテープ70から、導電性熱硬化型接着剤またはソルダー・ペーストを転写するための転写システムが示されている。本明細書に開示するボンディング方法は、整列検出システムと組み合わせて、ウェブの完全性が通常保証されていないようなフレキシブル・フォイルへの配置に対して本方法を適したものにする正確で柔軟な補正に適応できこれを可能にする。図3Aにおいて、テープ70は、PETフォイルから作成することができ、ドナー供給システム75を通って、レーザ195のビームの下に整列され、受け側基板20のパッド構造体40に転写される。基板は、レーザ195に対し基板20を整列させる整列制御手段に従って動かすことが可能な電動式ステージ190によって移動させることができる。図3Bは別の例を示し、この例では、ドナー・フィルム15は、基板20の上でX−Y方式でフィルムを導くための各ガイド210および215を有する電動式ステージ220によって移動される。基板は、ステージ220によって、移動の方向Pに移動させることが可能である。レーザ195は、ボンディング物質1511の転写が基板20に対し整列できるように、機械的にまたは光学的に動かすことができる。   FIGS. 3A and 3B show a transfer system for transferring a conductive thermosetting adhesive or solder paste from tape 70 that is wound on reel 185 and back to reel 180. The bonding method disclosed herein is an accurate and flexible combination with an alignment detection system that makes the method suitable for placement in a flexible foil where web integrity is not normally guaranteed. It can adapt to the correction and make this possible. In FIG. 3A, the tape 70 can be made from a PET foil, aligned through the donor supply system 75 under the beam of the laser 195 and transferred to the pad structure 40 of the receiving substrate 20. The substrate can be moved by a motorized stage 190 that can be moved according to alignment control means for aligning the substrate 20 with respect to the laser 195. FIG. 3B shows another example, in which the donor film 15 is moved by a motorized stage 220 having respective guides 210 and 215 for guiding the film on the substrate 20 in an XY manner. The substrate can be moved in the moving direction P by the stage 220. The laser 195 can be moved mechanically or optically so that the transfer of the bonding material 1511 can be aligned with the substrate 20.

図4は、上記で示されたように、転写セクション250においてチップ・ボンディングおよび相互接続用物質をLIFT工法によって転写することを含む、マイクロ電子部品10に対する概略的なアセンブリ・プロセスを示す。具体的には、ベア・チップ部品10を、導電性ダイ付着物質50および非導電性ダイ付着物質60を有するフレキシブル基板またはフォイル20上に相互接続およびボンディングするための、ベア・チップ部品相互接続方法を開示する。本方法は、コンタクト部40を有するフレキシブル基板20を準備するステップと、位置決め手段255によって事前定義された位置上に配置されることになる、コンタクト部30を備えたベア・チップ部品10を準備するステップとを含む。本方法は、フレキシブル基板である前記フォイルがリール270に巻き戻される前に、導電性熱硬化材280および随意的に熱硬化非導電性接着剤285を硬化するか、またはソルダー溶解物280をリフローすることによって、チップを恒久的に固定する熱曝露ステップ260を含む。   FIG. 4 shows a schematic assembly process for the microelectronic component 10 including transferring the chip bonding and interconnect material by LIFT technique in the transfer section 250 as indicated above. Specifically, a bare chip component interconnect method for interconnecting and bonding a bare chip component 10 onto a flexible substrate or foil 20 having a conductive die attach material 50 and a non-conductive die attach material 60 Is disclosed. The method prepares a flexible substrate 20 having a contact portion 40 and a bare chip component 10 with a contact portion 30 to be placed on a position predefined by positioning means 255. Steps. The method may cure the conductive thermoset 280 and optionally the thermoset non-conductive adhesive 285 or reflow the solder melt 280 before the foil, which is a flexible substrate, is rewound onto the reel 270. A thermal exposure step 260 that permanently secures the chip.

開示された図4のリール・ツー・リール工法において、基板20またはキャリア・ウェブは、第一リール265からほどき出され、ガイド・ローラ240のセットを介して、第二リール270に導かれ、巻き取られる。ほどかれた状態において、様々なサブ・プロセスを実行でき、具体的には、これらサブ・プロセスの一つとして、前の図1および図2で既に開示されたベア・チップ部品のボンディングが実行される。具体的に、これらサブ・プロセスには、
− 導電性および非導電性ダイ・ボンディング物質60を受け側に移動させるLIFT転写プロセスによって相互接続を生成すること250、
− ベア・チップ部品10、例えば、シリコン・ベースのベア・チップ部品またはLED10などを、ピック・アンド・プレース・ユニット255によって、基板20上のターゲット域の相互接続材料の上に供給し、その圧力を制御すること、
− 熱硬化ユニット260による、導電性および非導電性接着剤60の熱硬化および/またはソルダー・ペーストのリフローによって、ダイ・チップ部品10を固定すること、
を含めることができる。
In the disclosed reel-to-reel method of FIG. 4, the substrate 20 or carrier web is unwound from the first reel 265 and guided to the second reel 270 via a set of guide rollers 240; It is wound up. In the unwrapped state, various sub-processes can be executed. Specifically, as one of these sub-processes, the bonding of bare chip components already disclosed in the previous FIG. 1 and FIG. 2 is executed. The Specifically, these sub-processes include
Creating the interconnect 250 by a LIFT transfer process that moves the conductive and non-conductive die bonding material 60 to the receiving side;
A bare chip component 10, such as a silicon-based bare chip component or LED 10, is supplied by the pick and place unit 255 over the interconnect material in the target area on the substrate 20 and the pressure To control,
Fixing the die chip part 10 by thermal curing of the conductive and non-conductive adhesive 60 and / or reflow of the solder paste by the thermosetting unit 260;
Can be included.

チップ10は、例えば、電気的導通性のダイ・ボンディング・ドナー材料中の熱硬化材料を活性化させるヒーターなどのボンディング・ツール260によって、基板の配置位置に恒久的に固定することができ、該ドナー材料は、260におけるLIFT作業の温度から高められた温度の硬化温度域において熱硬化し、これにより、部品は、熱硬化によって、またはチップを(フレキシブル)基板に取り付けるための任意の他の周知の方法によって固定される。   The chip 10 can be permanently fixed in place on the substrate by, for example, a bonding tool 260 such as a heater that activates the thermosetting material in the electrically conductive die bonding donor material, The donor material is thermoset in a cure temperature range that is elevated from the temperature of the LIFT operation at 260 so that the component can be thermoset or any other known for attaching the chip to a (flexible) substrate. It is fixed by the method.

図5に示された例示的な構成において、バンプ・アレイは、通常10〜500ミクロンの範囲の直径を有する、基板20上のバンプ40から成る。この密度は、望ましくは、配置対象のチップ10の下に十分な数のバンプ30が存在するような密度であり、例として、チップの辺長が1mmであれば、例えば200ミクロンの距離でも十分(チップの下に5バンプ×5バンプ)であろう。ソルダー・ペーストまたは熱硬化型接着剤50のバンプを、ボンディング・パッド上または基板のパッド上に配置することができ、次いで、チップ10上のバンプ・アレイ30を、例えばフリップ・チップ法によって基板上に配置しボンディングすることができる。上記に加えて、さらなる構造的ボンディングのため、構造用接着剤60を転写してもよい。   In the exemplary configuration shown in FIG. 5, the bump array consists of bumps 40 on the substrate 20, typically having a diameter in the range of 10-500 microns. This density is desirably a density such that a sufficient number of bumps 30 exist under the chip 10 to be arranged. For example, if the side length of the chip is 1 mm, a distance of 200 microns is sufficient, for example. (5 bumps x 5 bumps under the chip). The bumps of solder paste or thermosetting adhesive 50 can be placed on the bonding pads or on the pads of the substrate, and then the bump array 30 on the chip 10 is placed on the substrate by, for example, flip chip method. Can be placed and bonded. In addition to the above, the structural adhesive 60 may be transferred for further structural bonding.

図6の当例において、例えば、抵抗器、蓄電器、もしくはインダクタなどの受動部品310、またはベア・ダイLED410などさらなるマイクロ電子部品を、パターン済みのフォイル20上に配置することができ、導電性接着剤またはソルダー・ペースト50および非導電性接着剤60が、前述で説明した技法によって付着される。抵抗器310またはベア・ダイLED410の両方は、当例では、導電性バンプを介し基板フォイル20の導電トラック40に接続されることになる。特に、かかる回路は、例えばPENまたはPETフォイル上の銀または銅トラックが使用されるフレキシブル基板に有利に適用される。一般的なチップの高さは、例えば、0〜250マイクロメートルの間で変化し得る。ベア・ダイLED410は、約80×80ミクロンから小さいものでは約50×50ミクロンのアノード・バンプ425およびカソード・バンプ426と、約230×190ミクロンの接合域415(LEDの部分)とを有する。   In the example of FIG. 6, for example, passive components 310 such as resistors, capacitors, or inductors, or additional microelectronic components such as bare die LEDs 410 can be placed on the patterned foil 20 and conductive adhesive An agent or solder paste 50 and a non-conductive adhesive 60 are applied by the techniques described above. Both resistor 310 or bare die LED 410 will in this example be connected to conductive track 40 of substrate foil 20 via conductive bumps. In particular, such circuits are advantageously applied to flexible substrates, for example where silver or copper tracks on PEN or PET foil are used. Typical chip height can vary, for example, between 0 and 250 micrometers. Bare die LED 410 has anode bumps 425 and cathode bumps 426 that are about 80 × 80 microns to as small as about 50 × 50 microns, and a junction area 415 (LED portion) of about 230 × 190 microns.

諸図面および前述の説明において本発明を詳細に提示し記述してきたが、かかる提示および記述は、説明用または例示的なものであり限定するものではないと見なすべきであって、本発明は、開示された実施形態に限定されるものではない。具体的には、文脈から明確でない限り、個別に説明した様々な実施形態の中で取り扱われた各種実施形態の態様は、関連する物理的に可能な任意の組合せ変形に対しても開示されていると考えるであり、本発明の範囲はかかる組み合せにも及ぶ。さらに、導電性または非導電性接着剤のいずれについても、それを被着するステップは、チップ製造プロセスにおけるチップ・ダイのバンプの取り扱い方法の一実施形態として実行することができる。本方法は、導電性接着剤を用いて設けられた特定のバンプを有するウエハをクランプするステップと;ウエハの上面からの距離を保って、導電性ダイ付着ドナー・フィルムを供給するステップと;レーザ・システムのレーザ・ビームを整列させ、ウエハ上の特定のバンプに対応させて、導電性ダイ付着ドナー・フィルムを導くステップと;を含み、導電性ダイ付着ドナー・フィルムの、ウエハに面している側とは反対の側上にレーザ・ビームを作用させるステップと;導電性ダイ付着ドナー・フィルム物質の取扱い対象のバンプに向かって移動させるようなタイミング、エネルギ、および方向にレーザ・ビームが調整されるステップと;を含む。   While the invention has been shown and described in detail in the drawings and foregoing description, such presentation and description are to be considered illustrative or exemplary and not restrictive, and the invention shall not It is not limited to the disclosed embodiments. In particular, unless otherwise apparent from the context, aspects of the various embodiments dealt with in the individually described various embodiments are also disclosed for any associated physically possible variations. The scope of the present invention extends to such combinations. Furthermore, the step of depositing either conductive or non-conductive adhesive can be performed as one embodiment of a method of handling chip die bumps in the chip manufacturing process. The method includes clamping a wafer having specific bumps provided with a conductive adhesive; providing a conductive die attach donor film while maintaining a distance from the top surface of the wafer; Aligning the laser beam of the system and corresponding to a particular bump on the wafer to direct a conductive die attach donor film, the conductive die attach donor film facing the wafer Applying a laser beam on the side opposite to the side that is facing; adjusting the timing, energy, and direction of the laser beam to move it toward the bump to be handled of the conductive die-attached donor film material And a step to be performed.

さらなる実施形態はマルチショット・プロセスを含み、該プロセスでは、新しい導電性ダイ付着ドナー・フィルムが、バンプに対応するように導かれ、該導電性ダイ付着ドナー・フィルム上にレーザ・ビームを作用させ、導電性ダイ・ボンディング物質の粒子をバンプ上に移動させる、繰り返しのステップが提供される。   Further embodiments include a multi-shot process, in which a new conductive die attach donor film is guided to correspond to the bumps and a laser beam is applied on the conductive die attach donor film. An iterative step is provided that moves the particles of the conductive die bonding material onto the bumps.

秒あたり少なくとも1000〜3000バンプのレートでのコスト効果的な相互接続を達成するため、レーザの反復レートは、望ましくは少なくとも60〜600kHzである。導電性ダイ付着ドナー・フィルムをこのようなレートで補給するためには、高い補給レート能力を有する導電性ダイ付着ドナー・フィルム補給モジュール、例えば、バンプに対し、0.1m/sを上回る導電性ダイ付着ドナー・フィルムの補給速度を有するモジュールが極めて有利である。約60〜200の比較的多数のバンプと組み合わされたこの高いレーザ反復レートは、孔版またはスクリーン印刷に対して競争力があり、秒あたり約10バンプのジェット印刷によるアプリケーションの被着レートよりもはるかに優れた、このチップ・ボンディング・アプリケーションの効果的なオペレーション域を提供する。   In order to achieve cost effective interconnection at a rate of at least 1000-3000 bumps per second, the repetition rate of the laser is desirably at least 60-600 kHz. In order to replenish conductive die attach donor film at such rates, a conductive die attach donor film replenishment module with high replenishment rate capability, eg, conductivity greater than 0.1 m / s for bumps. Modules having a replenishment rate of die attach donor film are highly advantageous. This high laser repetition rate combined with a relatively large number of bumps of about 60-200 is competitive for stencil or screen printing, much more than the deposition rate of applications with jet printing of about 10 bumps per second Provides an effective operating area for this chip bonding application.

図7は、構造化されたドナー・フィルム70の例を示す。うまく区画されたボンディング物質の形成を増進するため、ドナー・フィルムは、事前加工された形、例えば、犠牲材料のマトリックス15中に設けられた犠牲層、パターン済み導電性ダイ・ボンディング材料層を含む形で供給することができる。均質層の適切な厚さは、50〜2000nmの間に分布でき、望ましくは50〜500nmの範囲、さらに望ましくは50〜250nmの範囲にある。   FIG. 7 shows an example of a structured donor film 70. To enhance the formation of well-defined bonding materials, the donor film includes a pre-processed form, for example, a sacrificial layer provided in a matrix 15 of sacrificial material, a patterned conductive die bonding material layer Can be supplied in form. A suitable thickness of the homogeneous layer can be distributed between 50 and 2000 nm, desirably in the range of 50 to 500 nm, more desirably in the range of 50 to 250 nm.

上記に換えて、バンプの取り扱いについての或る実施形態は、ステッピング、すなわち非ロール・ツーロール・プロセスによって実施することも可能である。例えば、高速ビーム・モジュレータ(ガルバノ・ミラー、ポリゴン・ミラー、音響光学または電子光学モジュレータなど)は、レーザ・ビームの第一方向のスキャニング動作を提供する。このモジュレータは、フィード・フォワード・プロセスで制御することが可能で、該プロセスでは、バンプの座標が、チップ・ダイのレイアウト・データを備えた外部ソースから提供される。上記に換えて、該モジュレータは、プレスキャン段階でバンプの座標をマップするスキャニング・ユニットとして用いることもできる。あるいは、追加の光学的フィードバック・システムによって、バンプに対するレーザの位置合わせを提供することも可能である。随意的に、主ビームが約2〜20のサブ・ビームに分割され、この実施形態では、新しい導電性ダイ付着ダイ・ボンディング材料がバンプに対応するように導かれてドナー物質が生成される、繰り返しのステップが提供されるマルチショット・プロセスによって、各単一のバンプを処理してもよい。   Alternatively, some embodiments of bump handling can be implemented by stepping, ie, a non-roll-to-roll process. For example, high-speed beam modulators (such as galvano mirrors, polygon mirrors, acousto-optic or electro-optic modulators) provide scanning motion in the first direction of the laser beam. The modulator can be controlled by a feed-forward process, where the bump coordinates are provided from an external source with chip die layout data. Alternatively, the modulator can be used as a scanning unit that maps bump coordinates in the pre-scan stage. Alternatively, additional optical feedback systems can provide laser alignment with respect to the bumps. Optionally, the main beam is divided into about 2 to 20 sub-beams, and in this embodiment, a new conductive die attach die bonding material is directed to correspond to the bumps to generate a donor material. Each single bump may be processed by a multi-shot process in which repeated steps are provided.

当業者は、本請求対象の発明を実践する中で、図面、開示内容、および添付された請求項の検討から、開示された実施形態の他の変形をも理解することができよう。特許請求の範囲において、用語「含む(comprising)」は他の要素またはステップを除外するものでなく、不定冠詞「或る(aまたはan)」は複数を除外するものでない。単一のユニットが、特許請求の範囲に述べられたいくつかの項目の機能を満たすことがある。特定の諸手段が相異なる従属請求項に記載されているという単なる事実は、これら手段の組み合せを有利に使用できないということを示すものではない。請求項中のいかなる引用符号も、範囲を限定していると解釈さるべきではない。開示されたレーザ転写プロセスの従来式印刷に対する利点は、孔版印刷技法(典型的には75μmの分解能スポット・サイズ)が一般に達成できず、ジェット印刷(典型的な分解能スポット・サイズ:200μm)ではなおさら達成できない、<50μmの分解能が意図されたフィーチャの領域に対する使用である。さらに、ドナー物質は、転写が可能な広範囲の粘度(1Pa.s〜160Pa.s(全網羅ではない))を有することができる。孔版印刷に対しての典型的粘度は>50Pa.sであり、インクジェット印刷に対しての典型的粘度は<0.1Pa.sである。孔版印刷およびスクリーン印刷と対照的に、本方法は、ウェブの変形に対し画像システムを使ったオンザフライ補正の可能性を有する、非接触型の直接描画法である。
Those skilled in the art will appreciate other variations of the disclosed embodiments from a study of the drawings, the disclosure, and the appended claims in practicing the claimed subject matter. In the claims, the term “comprising” does not exclude other elements or steps, and the indefinite article “a” or “an” does not exclude a plurality. A single unit may fulfill the functions of several items recited in the claims. The mere fact that certain measures are recited in different dependent claims does not indicate that a combination of these measured cannot be used to advantage. Any reference signs in the claims should not be construed as limiting the scope. The advantage of the disclosed laser transfer process over conventional printing is that stencil printing techniques (typically 75 μm resolution spot size) are generally not achievable, and even more so with jet printing (typical resolution spot size: 200 μm). Use for regions of features where <50 μm resolution is intended, which cannot be achieved. Furthermore, the donor material can have a wide range of viscosities (1 Pa.s to 160 Pa.s (not exhaustive)) that can be transferred. Typical viscosities for stencil printing are> 50 Pa.s. s and a typical viscosity for ink jet printing is <0.1 Pa.s. s. In contrast to stencil printing and screen printing, this method is a non-contact direct drawing method with the potential for on-the-fly correction using an imaging system for web deformation.

Claims (14)

一つ以上の電気接続パッドを有するマイクロ電子部品、特にベア・ダイ部品(10)を、それぞれ一つ以上の接続パッドを介して前記マイクロ電子部品に相互接続するように配置された接続パッド構造体(40)を基板表面に有する基板(20)上にボンディングする方法であって、前記方法は、
− 硬化型導電性接着剤またはフラックス基剤ソルダー・ペーストのボンディング材料(151)、および前記ボンディング材料層に隣接する動的放出層(152)を含むドナー・フィルムを準備するステップと、
− レーザ・システムのレーザ・ビームを整列させ、前記基板表面から距離を保って前記ドナー・フィルムを導くステップと、
− 前記動的放出層が活性化されて、前記ボンディング材料層から転写されたボンディング物質(50)によって前記接続パッドまたは前記接続パッド構造体の選択された部分が覆われるように、前記動的放出層上に前記レーザ・ビームを作用させるステップと、
− 前記マイクロ電子部品(10)のパッドおよび前記パッド構造体の一方または両方上の前記ボンディング物質が、前記パッド構造体とそれぞれのパッドとの間の電気接続を形成するように、前記マイクロ電子部品(10)の前記パッドを前記パッド構造体に宛がうステップと、
− 前記ボンディング物質の前記導電性接着剤を硬化または前記ソルダー・ペーストをリフローさせることによって、1Mpaを上回るせん断強度で前記マイクロ電子部品をボンディングするステップと、
を含む、方法。
A connection pad structure arranged to interconnect a microelectronic component having one or more electrical connection pads, in particular a bare die component (10), to the microelectronic component via one or more connection pads, respectively. Bonding onto a substrate (20) having (40) on the substrate surface, the method comprising:
Providing a donor film comprising a curable conductive adhesive or flux base solder paste bonding material (151) and a dynamic release layer (152) adjacent to said bonding material layer;
Aligning the laser beam of the laser system and directing the donor film at a distance from the substrate surface;
The dynamic emission layer is activated such that a selected portion of the connection pad or the connection pad structure is covered by a bonding substance (50) transferred from the bonding material layer; Applying the laser beam on a layer;
The microelectronic component such that the bonding material on one or both of the pad and the pad structure of the microelectronic component (10) forms an electrical connection between the pad structure and the respective pad; Assigning the pad of (10) to the pad structure;
Bonding the microelectronic component with a shear strength greater than 1 Mpa by curing the conductive adhesive of the bonding material or reflowing the solder paste;
Including a method.
前記ボンディング材料が、作業温度域で熱可塑性であり、前記作業温度から高められた温度の硬化温度域で熱硬化される、請求項1に記載の方法。   The method of claim 1, wherein the bonding material is thermoplastic in an operating temperature range and is thermoset in a curing temperature range that is elevated from the operating temperature. 前記作業温度が、摂氏10度〜摂氏180度の範囲にわたる、先行の請求項のいずれかに記載の方法。   A method according to any preceding claim, wherein the working temperature ranges from 10 degrees Celsius to 180 degrees Celsius. 前記基板が、少なくとも1cmの曲率半径を有するフレキシブル基板(20)である、先行の請求項のいずれかに記載の方法。   A method according to any preceding claim, wherein the substrate is a flexible substrate (20) having a radius of curvature of at least 1 cm. 前記ダイの表面への前記距離が1〜200ミクロンの範囲内に保たれる、先行の請求項のいずれかに記載の方法。   A method according to any preceding claim, wherein the distance to the surface of the die is kept in the range of 1 to 200 microns. 前記ダイ・ボンディング材料層が、10〜50ミクロンの間の範囲内の厚さを有する、先行の請求項のいずれかに記載の方法。   The method according to any of the preceding claims, wherein the die bonding material layer has a thickness in the range between 10 and 50 microns. 前記ドナー・フィルムが、事前加工されたパターニングを備えて準備される、先行の請求項のいずれかに記載の方法。   A method according to any preceding claim, wherein the donor film is prepared with pre-processed patterning. 事前加工されたパターニングが、レーザ・スポット・サイズと等しいかまたはそれより小さいグリッド・サイズを有するグリッドを形成する、請求項7に記載の方法。   The method of claim 7, wherein the pre-processed patterning forms a grid having a grid size that is less than or equal to the laser spot size. 前記パターニングが、40〜80ミクロンの範囲にあるグリッド・ピッチを有する、請求項8に記載の方法。   The method of claim 8, wherein the patterning has a grid pitch in the range of 40-80 microns. 前記接続パッドが80マイクロメートルより小さい、先行の請求項に記載の方法。   The method according to the preceding claim, wherein the connection pads are smaller than 80 micrometers. 前記ボンディング材料が、作業温度域では粘性の熱硬化樹脂であって、前記粘度が1〜160Pa.sの間の範囲にある、先行の請求項に記載の方法。   The bonding material is a thermosetting resin that is viscous in a working temperature range, and the viscosity is 1 to 160 Pa.s. A method according to the preceding claim, in the range between s. 転写されたボンディング物質が、硬化可能に保たれるか、または10%を上回る容積パーセントのソルダー・フラックスから成るように、前記レーザ・ビームのタイミングおよびエネルギが制限される、先行の請求項に記載の方法。   The laser beam timing and energy are limited so that the transferred bonding material is kept curable or consists of a volume percent solder flux greater than 10%. the method of. 一つ以上の電気接続パッドを有するマイクロ電子部品、特にベア・ダイ部品(10)を、それぞれ一つ以上の接続パッドを介して前記マイクロ電子部品に相互接続するように配置された接続パッド構造体(40)を基板表面に有する基板(20)上にボンディングする方法であって、前記方法は、
− 硬化型導電性接着剤(151)、および動的放出層(152)を含むドナー・フィルムを準備するステップと、
− レーザ・システムのレーザ・ビームを整列させ、前記基板表面から距離を保って前記ドナー・フィルムを導くステップと、
− 前記動的放出層が活性化されて、前記ドナー・フィルムから転写された接着剤(50)によって前記接続パッドまたは前記接続パッド構造体の選択された部分が覆われるように、前記動的放出層上に前記レーザ・ビームを作用させるステップであって、前記レーザ・ビームは、前記転写される接着剤が硬化性を保つように、タイミングおよびエネルギを制限される、前記作用させるステップと、
− 前記マイクロ電子部品(10)のパッドおよび前記パッド構造体の一方または両方上の前記ボンディング物質が、前記パッド構造体とそれぞれのパッドとの間の電気接続を形成するように、前記マイクロ電子部品(10)の前記パッドを前記パッド構造体に宛がうステップと、
− 前記パッドと前記パッド構造体との間の前記導電性接着剤を硬化させ、1Mpaを上回るせん断強度で前記マイクロ電子部品をボンディングするステップと、
を含む、方法。
A connection pad structure arranged to interconnect a microelectronic component having one or more electrical connection pads, in particular a bare die component (10), to the microelectronic component via one or more connection pads, respectively. Bonding onto a substrate (20) having (40) on the substrate surface, the method comprising:
Providing a donor film comprising a curable conductive adhesive (151) and a dynamic release layer (152);
Aligning the laser beam of the laser system and directing the donor film at a distance from the substrate surface;
The dynamic release layer is activated so that selected portions of the connection pads or the connection pad structures are covered by an adhesive (50) transferred from the donor film; Applying the laser beam on a layer, wherein the laser beam is limited in timing and energy such that the transferred adhesive remains curable;
The microelectronic component such that the bonding material on one or both of the pad and the pad structure of the microelectronic component (10) forms an electrical connection between the pad structure and the respective pad; Assigning the pad of (10) to the pad structure;
-Curing the conductive adhesive between the pad and the pad structure and bonding the microelectronic component with a shear strength greater than 1 Mpa;
Including a method.
一つ以上の電気接続パッドを有するマイクロ電子部品、特にベア・ダイ部品(10)を、それぞれ一つ以上の接続パッドを介して前記マイクロ電子部品に相互接続するように配置された接続パッド構造体(40)を基板表面に有する基板(20)上にボンディングする方法であって、前記方法は、
− ソルダー・ペースト(151)、および動的放出層(152)を含むドナー・フィルムを準備するステップと、
− レーザ・システムのレーザ・ビームを整列させ、前記基板表面から距離を保って前記ドナー・フィルムを導くステップと、
− 前記動的放出層が活性化されて、前記ドナー・フィルムから転写されたソルダー・ペースト(50)によって前記接続パッドまたは前記接続パッド構造体の選択された部分が覆われるように、前記動的放出層上に前記レーザ・ビームを作用させるステップであって、前記レーザ・ビームは、前記転写されるソルダー・ペーストが10%を上回る容積パーセントのフラックスから成るフラックスを含むように、タイミングおよびエネルギを制限される、前記作用させるステップと、
− 前記マイクロ電子部品(10)のパッドおよび前記パッド構造体の一方または両方上の前記ソルダー・ペーストが、前記パッド構造体とそれぞれのパッドとの間の電気接続を形成するように、前記マイクロ電子部品(10)の前記パッドを前記パッド構造体に宛がうステップと、
− 前記パッドと前記パッド構造体との間の前記ソルダー・ペーストをリフローさせて、1Mpaを上回るせん断強度で前記マイクロ電子部品をボンディングするステップと、
を含む、方法。
A connection pad structure arranged to interconnect a microelectronic component having one or more electrical connection pads, in particular a bare die component (10), to the microelectronic component via one or more connection pads, respectively. Bonding onto a substrate (20) having (40) on the substrate surface, the method comprising:
Providing a donor film comprising a solder paste (151) and a dynamic release layer (152);
Aligning the laser beam of the laser system and directing the donor film at a distance from the substrate surface;
The dynamic release layer is activated so that the solder pad (50) transferred from the donor film covers the selected portion of the connection pad or the connection pad structure. Applying the laser beam on an emissive layer, wherein the laser beam is timed and energyd such that the transferred solder paste includes a flux comprising a volume percent flux greater than 10%. The acting step being limited;
The microelectronic component such that the solder paste on one or both of the pad of the microelectronic component (10) and the pad structure forms an electrical connection between the pad structure and the respective pad; Assigning the pad of the component (10) to the pad structure;
Reflowing the solder paste between the pad and the pad structure to bond the microelectronic component with a shear strength greater than 1 Mpa;
Including a method.
JP2015541717A 2012-11-09 2013-11-08 Bonding bare chip dies Active JP6283679B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP12192091.2 2012-11-09
EP12192091.2A EP2731126A1 (en) 2012-11-09 2012-11-09 Method for bonding bare chip dies
PCT/NL2013/050800 WO2014073963A1 (en) 2012-11-09 2013-11-08 Method for bonding bare chip dies

Publications (3)

Publication Number Publication Date
JP2015534285A true JP2015534285A (en) 2015-11-26
JP2015534285A5 JP2015534285A5 (en) 2016-12-01
JP6283679B2 JP6283679B2 (en) 2018-02-21

Family

ID=47216108

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015541717A Active JP6283679B2 (en) 2012-11-09 2013-11-08 Bonding bare chip dies

Country Status (7)

Country Link
US (1) US9859247B2 (en)
EP (2) EP2731126A1 (en)
JP (1) JP6283679B2 (en)
KR (1) KR102160321B1 (en)
CN (1) CN104854686B (en)
TW (1) TWI674654B (en)
WO (1) WO2014073963A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017188125A1 (en) * 2016-04-27 2017-11-02 セイコーエプソン株式会社 Mounting structure, ultrasonic device, ultrasonic probe, ultrasonic apparatus, and electronic equipment
WO2023157709A1 (en) * 2022-02-18 2023-08-24 デクセリアルズ株式会社 Method for manufacturing connection structure, and transfer method for singulated adhesive film
JP7411829B2 (en) 2020-06-04 2024-01-11 オルボテック リミテッド High resolution soldering

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ES2471568B1 (en) * 2012-11-22 2015-08-21 Abengoa Solar New Technologies S.A. Procedure for creating electrical contacts and contacts thus created
TWI561325B (en) * 2014-08-01 2016-12-11 Au Optronics Corp Display module manufacturing method and display module
EP3207563A4 (en) 2014-10-17 2018-05-30 Intel Corporation Micro pick and bond assembly
WO2017006306A1 (en) * 2015-07-09 2017-01-12 Orbotech Ltd Control of lift ejection angle
DE102016103324A1 (en) * 2016-02-25 2017-08-31 Osram Opto Semiconductors Gmbh Video wall module and method of making a video wall module
US9916989B2 (en) * 2016-04-15 2018-03-13 Amkor Technology, Inc. System and method for laser assisted bonding of semiconductor die
US10032827B2 (en) * 2016-06-29 2018-07-24 Applied Materials, Inc. Systems and methods for transfer of micro-devices
CA3043791A1 (en) * 2016-11-23 2018-05-31 Institut National De La Recherche Scientifique Method and system of laser-driven impact acceleration
CN108346640B (en) * 2017-01-25 2020-02-07 华邦电子股份有限公司 Semiconductor structure and manufacturing method thereof
US11201077B2 (en) 2017-06-12 2021-12-14 Kulicke & Soffa Netherlands B.V. Parallel assembly of discrete components onto a substrate
KR102445450B1 (en) 2017-06-12 2022-09-20 쿨리케 & 소파 네덜란드 비.브이. Parallel assembly of discrete components onto a substrate
WO2018227453A1 (en) * 2017-06-15 2018-12-20 Goertek Inc. Method for transferring micro-light emitting diodes, micro-light emitting diode device and electronic device
US10163773B1 (en) 2017-08-11 2018-12-25 General Electric Company Electronics package having a self-aligning interconnect assembly and method of making same
CN109994413A (en) * 2017-12-29 2019-07-09 南昌欧菲显示科技有限公司 Micro element flood tide transfer method
TWI688317B (en) * 2018-10-31 2020-03-11 台灣愛司帝科技股份有限公司 Led mounted method and device
CN113690149A (en) * 2020-05-16 2021-11-23 佛山市国星光电股份有限公司 Chip bonding structure, method and equipment
US11627667B2 (en) * 2021-01-29 2023-04-11 Orbotech Ltd. High-resolution soldering
CN113451274B (en) * 2020-10-28 2022-08-05 重庆康佳光电技术研究院有限公司 LED chip assembly, display panel and preparation method
US11631650B2 (en) * 2021-06-15 2023-04-18 International Business Machines Corporation Solder transfer integrated circuit packaging
DE102021119155A1 (en) * 2021-07-23 2023-01-26 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung METHOD OF APPLYING AN ELECTRICAL JOINT OR FLUX TO A COMPONENT
US20230369279A1 (en) 2022-05-12 2023-11-16 Stmicroelectronics S.R.L. Method of manufacturing semiconductor devices and corresponding semiconductor device
CN115579440B (en) * 2022-12-09 2023-07-18 惠科股份有限公司 LED chip, brushing device and brushing die bonding method of LED chip
CN116364561B (en) * 2023-06-01 2023-09-08 湖北三维半导体集成创新中心有限责任公司 Bonding method and bonding structure

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09129649A (en) * 1995-11-06 1997-05-16 Matsushita Electric Ind Co Ltd Method of feeding and packaging junction material
JPH1070151A (en) * 1996-08-26 1998-03-10 Ricoh Co Ltd Method and apparatus for arraying conductive particle
JP2001237279A (en) * 2000-02-23 2001-08-31 Hitachi Ltd Semiconductor device and electronic apparatus comprising it

Family Cites Families (66)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1138084A (en) 1966-07-22 1968-12-27 Standard Telephones Cables Ltd Method of vapour depositing a material in the form of a pattern
US4752455A (en) 1986-05-27 1988-06-21 Kms Fusion, Inc. Pulsed laser microfabrication
US6537720B1 (en) 1989-03-30 2003-03-25 Polaroid Graphics Imaging Llc Ablation-transfer imaging/recording
US4987006A (en) 1990-03-26 1991-01-22 Amp Incorporated Laser transfer deposition
ATE203333T1 (en) 1993-08-13 2001-08-15 Pgi Graphics Imaging Llc ABLATION TRANSFER TO INTERMEDIATE PRODUCTS
DE4330961C1 (en) 1993-09-09 1994-07-28 Krone Ag Producing structured metallised coatings on substrates
JP2540787B2 (en) * 1994-07-22 1996-10-09 日本電気株式会社 Method for manufacturing semiconductor device
US5685939A (en) * 1995-03-10 1997-11-11 Minnesota Mining And Manufacturing Company Process for making a Z-axis adhesive and establishing electrical interconnection therewith
DE69715589T2 (en) * 1996-07-26 2003-05-22 Koninkl Philips Electronics Nv METHOD FOR PRODUCING AND TRANSFERING METALLIC DROPS
US5873511A (en) * 1997-05-08 1999-02-23 Shapiro; Herbert M. Apparatus and method for forming solder bonding pads
US6159832A (en) 1998-03-18 2000-12-12 Mayer; Frederick J. Precision laser metallization
US6060127A (en) 1998-03-31 2000-05-09 Matsushita Electric Industrial Co., Ltd. Mechanically restricted laser deposition
WO2000044822A2 (en) 1999-01-27 2000-08-03 The United States Of America, As Represented By The Secretary Of The Navy Fabrication of conductive/non-conductive nanocomposites by laser evaporation
US6936311B2 (en) 1999-01-27 2005-08-30 The United States Of America As Represented By The Secretary Of The Navy Generation of biomaterial microarrays by laser transfer
US6792326B1 (en) * 1999-05-24 2004-09-14 Potomac Photonics, Inc. Material delivery system for miniature structure fabrication
US7014885B1 (en) 1999-07-19 2006-03-21 The United States Of America As Represented By The Secretary Of The Navy Direct-write laser transfer and processing
DE19946182C2 (en) 1999-09-21 2003-07-03 Forschungsverbund Berlin Ev Process for the production of carbon nanotubes
US6649861B2 (en) 2000-05-24 2003-11-18 Potomac Photonics, Inc. Method and apparatus for fabrication of miniature structures
AU2000261986A1 (en) 2000-07-20 2003-12-12 The United States Of America As Represented By The Secretary Of The Navy Direct-write laser transfer and processing
JP2003077940A (en) 2001-09-06 2003-03-14 Sony Corp Method of transferring device, method of arranging device using same, and method of manufacturing image display device unit
AT411755B (en) 2001-12-21 2004-05-25 Baeuerle Dieter Dr DEVICE AND METHOD FOR MODIFYING A WORKPIECE SURFACE WITH THE AID OF PHOTON RADIATION
GR1004059B (en) 2001-12-31 2002-11-15 Ιωαννα Ζεργιωτη Fabrication of biopolymer patterns by means of laser transfer
US6703179B2 (en) 2002-03-13 2004-03-09 Eastman Kodak Company Transfer of organic material from a donor to form a layer in an OLED device
US20040022947A1 (en) 2002-08-01 2004-02-05 Duignan Michael T. Method for creating microstructure patterns by contact transfer technique
US6939660B2 (en) 2002-08-02 2005-09-06 Eastman Kodak Company Laser thermal transfer donor including a separate dopant layer
DE10237732B4 (en) 2002-08-17 2004-08-26 BLZ Bayerisches Laserzentrum Gemeinnützige Forschungsgesellschaft mbH Laser beam marking method and marking device for laser beam marking of a target substrate
US20040250769A1 (en) 2002-10-28 2004-12-16 Finisar Corporation Pulsed laser deposition for mass production
WO2004080725A1 (en) 2003-03-13 2004-09-23 Koninklijke Philips Electronics N.V. Marking method and market object
US7381440B2 (en) 2003-06-06 2008-06-03 The United States Of America As Represented By The Secretary Of The Navy Biological laser printing for tissue microdissection via indirect photon-biomaterial interactions
US8075958B2 (en) 2003-07-29 2011-12-13 Intelligent Energy, Inc. Methods for providing thin hydrogen separation membranes and associated uses
WO2005024908A2 (en) 2003-09-05 2005-03-17 Si2 Technologies, Inc. Laser transfer articles and method of making
US6962765B2 (en) 2003-10-20 2005-11-08 Kodak Polychrome Graphics Llc Laser-generated ultraviolet radiation mask
US7485337B2 (en) 2004-05-27 2009-02-03 Eastman Kodak Company Depositing an organic layer for use in OLEDs
US7461938B2 (en) 2004-06-30 2008-12-09 Ophthonix, Inc. Apparatus and method for determining sphere and cylinder components of subjective refraction using objective wavefront measurement
US7332424B2 (en) * 2004-08-16 2008-02-19 International Business Machines Corporation Fluxless solder transfer and reflow process
US7358169B2 (en) 2005-04-13 2008-04-15 Hewlett-Packard Development Company, L.P. Laser-assisted deposition
GB0525847D0 (en) 2005-12-20 2006-02-01 Univ Bristol Parallel Laser Direct Write
TWI431380B (en) 2006-05-12 2014-03-21 Photon Dynamics Inc Deposition repair apparatus and methods
KR101615255B1 (en) 2006-09-20 2016-05-11 더 보오드 오브 트러스티스 오브 더 유니버시티 오브 일리노이즈 Release strategies for making transferable semiconductor structures, devices and device components
US7348270B1 (en) * 2007-01-22 2008-03-25 International Business Machines Corporation Techniques for forming interconnects
KR101563237B1 (en) 2007-06-01 2015-10-26 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Manufacturing apparatus and manufacturing method of light-emitting device
WO2008157666A1 (en) 2007-06-19 2008-12-24 The Government Of The United States Of America, As Represented By The Secretary Of The Navy Sub-micron laser direct write
US8728589B2 (en) 2007-09-14 2014-05-20 Photon Dynamics, Inc. Laser decal transfer of electronic materials
US20090130427A1 (en) 2007-10-22 2009-05-21 The Regents Of The University Of California Nanomaterial facilitated laser transfer
KR20090041314A (en) 2007-10-23 2009-04-28 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Evaporation donor substrate and method for manufacturing light-emitting device
TWI375498B (en) 2007-11-21 2012-10-21 Ind Tech Res Inst High perfromance laser-assisted transferring system and transfer component
TW200945339A (en) 2007-12-19 2009-11-01 Koninkl Philips Electronics Nv Optical disk format for direct writing materials on a substrate
KR101689519B1 (en) 2007-12-26 2016-12-26 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Evaporation donor substrate, method for manufacturing the same, and method for manufacturing light-emitting device
DE102008057228A1 (en) 2008-01-17 2009-07-23 Schmid Technology Gmbh Method and device for producing a solar cell
US8056222B2 (en) 2008-02-20 2011-11-15 The United States Of America, As Represented By The Secretary Of The Navy Laser-based technique for the transfer and embedding of electronic components and devices
JP5238544B2 (en) 2008-03-07 2013-07-17 株式会社半導体エネルギー研究所 Film forming method and light emitting device manufacturing method
DE102008026727B3 (en) 2008-06-04 2009-07-30 Technische Universität Carolo-Wilhelmina Zu Braunschweig Transport system for micro dissection and laser-induced transport of biological material, has driver layer formed of laser light-absorber layer arranged on substrate, and gas discharging layer
US7919340B2 (en) 2008-06-04 2011-04-05 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing light-emitting device
WO2009154156A1 (en) 2008-06-16 2009-12-23 東レ株式会社 Patterning method, device manufacturing method using the patterning method, and device
US9616524B2 (en) 2008-06-19 2017-04-11 Utilight Ltd. Light induced patterning
US20100123258A1 (en) * 2008-11-14 2010-05-20 Myung Jin Yim Low Temperature Board Level Assembly Using Anisotropically Conductive Materials
US8663754B2 (en) 2009-03-09 2014-03-04 Imra America, Inc. Pulsed laser micro-deposition pattern formation
US8021919B2 (en) 2009-03-31 2011-09-20 Infineon Technologies Ag Method of manufacturing a semiconductor device
ES2360778B1 (en) 2009-07-22 2012-05-03 Universidad De Barcelona APPARATUS AND METHOD FOR DIRECT PRINTING WITH L�? SER.
JP5323784B2 (en) 2009-09-15 2013-10-23 フオン・アルデンネ・アンラーゲンテヒニク・ゲゼルシヤフト・ミト・ベシユレンクテル・ハフツング Method and apparatus for producing microstructures
ES2671594T3 (en) 2010-03-04 2018-06-07 INSERM (Institut National de la Santé et de la Recherche Médicale) Bioprinting station, assembly comprising said bioprinting station and bioprinting method
US9496155B2 (en) 2010-03-29 2016-11-15 Semprius, Inc. Methods of selectively transferring active components
US20110278566A1 (en) 2010-05-17 2011-11-17 Industry-Academic Cooperation Foundation, Yonsei University Method of patterning thin film solution-deposited
GB201009847D0 (en) 2010-06-11 2010-07-21 Dzp Technologies Ltd Deposition method, apparatus, printed object and uses
DE102010043204A1 (en) 2010-08-10 2012-02-16 Von Ardenne Anlagentechnik Gmbh Method and use of a device for producing a layer of an organic material on a substrate
EP2487215B1 (en) * 2011-02-11 2013-07-24 Henkel AG & Co. KGaA Electrically conductive adhesives comprising at least one metal precursor

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09129649A (en) * 1995-11-06 1997-05-16 Matsushita Electric Ind Co Ltd Method of feeding and packaging junction material
JPH1070151A (en) * 1996-08-26 1998-03-10 Ricoh Co Ltd Method and apparatus for arraying conductive particle
JP2001237279A (en) * 2000-02-23 2001-08-31 Hitachi Ltd Semiconductor device and electronic apparatus comprising it

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017188125A1 (en) * 2016-04-27 2017-11-02 セイコーエプソン株式会社 Mounting structure, ultrasonic device, ultrasonic probe, ultrasonic apparatus, and electronic equipment
JP7411829B2 (en) 2020-06-04 2024-01-11 オルボテック リミテッド High resolution soldering
WO2023157709A1 (en) * 2022-02-18 2023-08-24 デクセリアルズ株式会社 Method for manufacturing connection structure, and transfer method for singulated adhesive film

Also Published As

Publication number Publication date
CN104854686B (en) 2018-11-27
TWI674654B (en) 2019-10-11
TW201426920A (en) 2014-07-01
EP2917931A1 (en) 2015-09-16
JP6283679B2 (en) 2018-02-21
WO2014073963A1 (en) 2014-05-15
EP2731126A1 (en) 2014-05-14
KR20150106875A (en) 2015-09-22
CN104854686A (en) 2015-08-19
US20150294951A1 (en) 2015-10-15
US9859247B2 (en) 2018-01-02
EP2917931B1 (en) 2023-08-02
KR102160321B1 (en) 2020-09-28

Similar Documents

Publication Publication Date Title
JP6283679B2 (en) Bonding bare chip dies
US6774497B1 (en) Flip-chip assembly with thin underfill and thick solder mask
KR20170057909A (en) Method of fabricating a semiconductor package
JP4246134B2 (en) Semiconductor element mounting method and semiconductor element mounting substrate
US20210066243A1 (en) Micro led display and method for manufacturing the same
CN110637354A (en) Circuit elements electrically interconnected on a substrate not previously patterned
US9793221B2 (en) Semiconductor device mounting method
JP2006302930A (en) Wiring board, electronic component packaging body using the same, and manufacturing method of the wiring board and electronic component packaging body
WO2015147854A1 (en) Method and process for emib chip interconnections
KR20210019323A (en) Micro led display and manufacturing method thereof
JP2014225569A (en) Method for manufacturing mounting board and method for manufacturing electronic apparatus
JP5272922B2 (en) Semiconductor device and manufacturing method thereof
KR20160108196A (en) Method for manufacturing semiconductor device
WO2019188105A1 (en) Transfer substrate, mounting method using same, and method for manufacturing image display device
Zacharatos et al. Laser-induced forward transfer (LIFT) technique as an alternative for assembly and packaging of electronic components
CN110544639B (en) Integrated circuit crystal grain mounting method and semiconductor device
JP3405259B2 (en) Method of forming bump electrode, method of manufacturing film substrate provided with bump electrode, and method of manufacturing semiconductor device provided with bump electrode
JP2012084795A (en) Supply method of adhesive for temporarily fixing mounting component, manufacturing method of semiconductor device, substrate for mounting component and semiconductor device
JP2005038891A (en) Method of manufacturing semiconductor product and circuit board
JP2020202241A (en) Flip chip package, flip chip package substrate and method of manufacturing flip chip package
JPH0737890A (en) Method and apparatus for bonding solder ball
JP2007180062A (en) Manufacturing method of printed circuit board and dispenser device
JP3279192B2 (en) Apparatus for applying mucus for bonding conductive balls
JP2024510548A (en) Printed circuit board manufacturing method using laser system
Arutinov et al. Integration with Light

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150604

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150908

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20161013

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20161013

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20170417

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170425

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20170719

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170926

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180116

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180129

R150 Certificate of patent or registration of utility model

Ref document number: 6283679

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250