JP2015516640A5 - - Google Patents

Download PDF

Info

Publication number
JP2015516640A5
JP2015516640A5 JP2015505779A JP2015505779A JP2015516640A5 JP 2015516640 A5 JP2015516640 A5 JP 2015516640A5 JP 2015505779 A JP2015505779 A JP 2015505779A JP 2015505779 A JP2015505779 A JP 2015505779A JP 2015516640 A5 JP2015516640 A5 JP 2015516640A5
Authority
JP
Japan
Prior art keywords
block
data storage
storage device
errors
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015505779A
Other languages
English (en)
Japanese (ja)
Other versions
JP6014748B2 (ja
JP2015516640A (ja
Filing date
Publication date
Priority claimed from US13/446,206 external-priority patent/US8838883B2/en
Application filed filed Critical
Publication of JP2015516640A publication Critical patent/JP2015516640A/ja
Publication of JP2015516640A5 publication Critical patent/JP2015516640A5/ja
Application granted granted Critical
Publication of JP6014748B2 publication Critical patent/JP6014748B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2015505779A 2012-04-13 2013-03-27 メモリのブロックに対してプログラミングステップサイズを調整するシステムおよび方法 Active JP6014748B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/446,206 US8838883B2 (en) 2012-04-13 2012-04-13 System and method of adjusting a programming step size for a block of a memory
US13/446,206 2012-04-13
PCT/US2013/034160 WO2013154836A1 (en) 2012-04-13 2013-03-27 System and method of adjusting a programming step size for a block of a memory

Publications (3)

Publication Number Publication Date
JP2015516640A JP2015516640A (ja) 2015-06-11
JP2015516640A5 true JP2015516640A5 (enExample) 2015-12-17
JP6014748B2 JP6014748B2 (ja) 2016-10-25

Family

ID=48326386

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015505779A Active JP6014748B2 (ja) 2012-04-13 2013-03-27 メモリのブロックに対してプログラミングステップサイズを調整するシステムおよび方法

Country Status (5)

Country Link
US (1) US8838883B2 (enExample)
JP (1) JP6014748B2 (enExample)
KR (1) KR101891378B1 (enExample)
CN (1) CN104272393A (enExample)
WO (1) WO2013154836A1 (enExample)

Families Citing this family (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12008266B2 (en) 2010-09-15 2024-06-11 Pure Storage, Inc. Efficient read by reconstruction
US11614893B2 (en) 2010-09-15 2023-03-28 Pure Storage, Inc. Optimizing storage device access based on latency
US9697905B2 (en) 2013-05-31 2017-07-04 Sandisk Technologies Llc Updating read voltages using syndrome weight comparisons
US10475523B2 (en) 2013-05-31 2019-11-12 Western Digital Technologies, Inc. Updating read voltages triggered by the rate of temperature change
US9728263B2 (en) * 2013-05-31 2017-08-08 Sandisk Technologies Llc Method and device for iteratively updating read voltages
US10055272B2 (en) * 2013-10-24 2018-08-21 Hitachi, Ltd. Storage system and method for controlling same
TWI527037B (zh) * 2014-04-10 2016-03-21 群聯電子股份有限公司 資料儲存方法、記憶體控制電路單元與記憶體儲存裝置
US20160162185A1 (en) * 2014-12-05 2016-06-09 Sandisk Technologies Inc. Data programming for a memory having a three-dimensional memory configuration
US9548124B1 (en) * 2015-10-14 2017-01-17 Sandisk Technologies Llc Word line dependent programming in a memory device
KR20170045928A (ko) * 2015-10-20 2017-04-28 삼성에스디에스 주식회사 인메모리 데이터베이스를 이용한 데이터 관리 방법 및 그 장치
CN106816179B (zh) * 2015-11-30 2020-12-25 华为技术有限公司 一种闪存纠错方法和装置
TWI631463B (zh) * 2016-03-22 2018-08-01 威盛電子股份有限公司 非揮發性記憶體裝置及其操作方法
KR102395727B1 (ko) * 2016-04-25 2022-05-10 에스케이하이닉스 주식회사 반도체 메모리 장치 및 이의 동작 방법
US10290353B2 (en) * 2016-09-06 2019-05-14 Western Digital Technologies, Inc. Error mitigation for 3D NAND flash memory
US12039165B2 (en) 2016-10-04 2024-07-16 Pure Storage, Inc. Utilizing allocation shares to improve parallelism in a zoned drive storage system
US10756816B1 (en) 2016-10-04 2020-08-25 Pure Storage, Inc. Optimized fibre channel and non-volatile memory express access
CN106653095B (zh) * 2016-11-01 2020-05-15 上海华力微电子有限公司 一种快速收集阈值电压分布的方法
US10373695B2 (en) * 2016-12-30 2019-08-06 Western Digital Technologies, Inc. Methods and apparatus for read disturb detection and handling
US11947814B2 (en) 2017-06-11 2024-04-02 Pure Storage, Inc. Optimizing resiliency group formation stability
US12032848B2 (en) 2021-06-21 2024-07-09 Pure Storage, Inc. Intelligent block allocation in a heterogeneous storage system
US11520514B2 (en) 2018-09-06 2022-12-06 Pure Storage, Inc. Optimized relocation of data based on data characteristics
US10860475B1 (en) 2017-11-17 2020-12-08 Pure Storage, Inc. Hybrid flash translation layer
US10418097B2 (en) 2017-11-27 2019-09-17 Western Digital Technologies, Inc. Non-volatile storage system with read calibration
US10732890B2 (en) * 2018-03-06 2020-08-04 Micron Technology, Inc. Adjusting a parameter for a programming operation based on the temperature of a memory system
US12175124B2 (en) 2018-04-25 2024-12-24 Pure Storage, Inc. Enhanced data access using composite data views
US12001688B2 (en) 2019-04-29 2024-06-04 Pure Storage, Inc. Utilizing data views to optimize secure data access in a storage system
CN110634527B (zh) * 2018-06-25 2021-06-22 西安格易安创集成电路有限公司 一种非易失存储器处理方法及装置
US11500570B2 (en) 2018-09-06 2022-11-15 Pure Storage, Inc. Efficient relocation of data utilizing different programming modes
US10811091B2 (en) 2018-10-12 2020-10-20 Western Digital Technologies, Inc. Adaptive processing for read threshold voltage calibration
KR102599046B1 (ko) * 2018-11-16 2023-11-06 삼성전자주식회사 리커버리 동작을 수행하는 메모리 컨트롤러, 이의 동작 방법 및 이를 포함하는 메모리 시스템
KR102651129B1 (ko) 2018-12-21 2024-03-26 삼성전자주식회사 메모리 장치의 데이터 재기입 방법, 상기 메모리 장치를 제어하는 메모리 컨트롤러 및 상기 메모리 컨트롤러의 제어 방법
US10984876B2 (en) * 2019-06-19 2021-04-20 SanDiskTechnologies LLC Temperature based programming in memory
US11714572B2 (en) 2019-06-19 2023-08-01 Pure Storage, Inc. Optimized data resiliency in a modular storage system
US11182242B2 (en) * 2019-06-21 2021-11-23 Intel Corporation Technologies for preserving error correction capability in compute-in-memory operations
JP2022520372A (ja) 2019-10-29 2022-03-30 長江存儲科技有限責任公司 メモリデバイスのプログラミング方法、およびメモリデバイス
US12001684B2 (en) 2019-12-12 2024-06-04 Pure Storage, Inc. Optimizing dynamic power loss protection adjustment in a storage system
US11507297B2 (en) 2020-04-15 2022-11-22 Pure Storage, Inc. Efficient management of optimal read levels for flash storage systems
US11416338B2 (en) 2020-04-24 2022-08-16 Pure Storage, Inc. Resiliency scheme to enhance storage performance
US11474986B2 (en) 2020-04-24 2022-10-18 Pure Storage, Inc. Utilizing machine learning to streamline telemetry processing of storage media
US11768763B2 (en) 2020-07-08 2023-09-26 Pure Storage, Inc. Flash secure erase
US11681448B2 (en) 2020-09-08 2023-06-20 Pure Storage, Inc. Multiple device IDs in a multi-fabric module storage system
US11513974B2 (en) 2020-09-08 2022-11-29 Pure Storage, Inc. Using nonce to control erasure of data blocks of a multi-controller storage system
US12153818B2 (en) 2020-09-24 2024-11-26 Pure Storage, Inc. Bucket versioning snapshots
US11487455B2 (en) 2020-12-17 2022-11-01 Pure Storage, Inc. Dynamic block allocation to optimize storage system performance
US11630593B2 (en) 2021-03-12 2023-04-18 Pure Storage, Inc. Inline flash memory qualification in a storage system
US12099742B2 (en) 2021-03-15 2024-09-24 Pure Storage, Inc. Utilizing programming page size granularity to optimize data segment storage in a storage system
US11967391B2 (en) * 2021-08-06 2024-04-23 SK Hynix Inc. System and method for testing multicore SSD firmware based on preconditions generation
US11832410B2 (en) 2021-09-14 2023-11-28 Pure Storage, Inc. Mechanical energy absorbing bracket apparatus
US11994723B2 (en) 2021-12-30 2024-05-28 Pure Storage, Inc. Ribbon cable alignment apparatus

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5909449A (en) 1997-09-08 1999-06-01 Invox Technology Multibit-per-cell non-volatile memory with error detection and correction
JP3987715B2 (ja) 2001-12-06 2007-10-10 富士通株式会社 不揮発性半導体メモリおよび不揮発性半導体メモリのプログラム電圧制御方法
JP2003242787A (ja) 2002-02-14 2003-08-29 Mitsubishi Electric Corp 不揮発性半導体記憶装置
JP4901348B2 (ja) 2006-07-20 2012-03-21 株式会社東芝 半導体記憶装置およびその制御方法
US7593259B2 (en) 2006-09-13 2009-09-22 Mosaid Technologies Incorporated Flash multi-level threshold distribution scheme
US7900102B2 (en) 2006-12-17 2011-03-01 Anobit Technologies Ltd. High-speed programming of memory devices
US8259497B2 (en) * 2007-08-06 2012-09-04 Apple Inc. Programming schemes for multi-level analog memory cells
KR101343597B1 (ko) 2007-08-09 2013-12-20 삼성전자주식회사 낸드 플래시 메모리 장치 및 그것의 프로그램 방법
JP2009087509A (ja) * 2007-10-03 2009-04-23 Toshiba Corp 半導体記憶装置
US7808831B2 (en) * 2008-06-30 2010-10-05 Sandisk Corporation Read disturb mitigation in non-volatile memory
US8423866B2 (en) 2009-10-28 2013-04-16 SanDisk Technologies, Inc. Non-volatile memory and method with post-write read and adaptive re-write to manage errors
KR101662309B1 (ko) 2010-02-08 2016-10-04 삼성전자주식회사 비휘발성 메모리 장치의 프로그램 방법
US8441861B2 (en) * 2011-03-16 2013-05-14 Micron Technology, Inc. Self-check calibration of program or erase and verify process using memory cell distribution

Similar Documents

Publication Publication Date Title
JP2015516640A5 (enExample)
TWI685746B (zh) 單級晶胞快取管理
KR101891378B1 (ko) 메모리 블록에 대한 프로그래밍 단계 사이즈를 조정하는 시스템 및 방법
US9654144B2 (en) Progressive effort decoder architecture
US20140173239A1 (en) Refreshing of memory blocks using adaptive read disturb threshold
WO2015020900A3 (en) Method and device for error correcting code (ecc) error handling
US9240235B2 (en) Mitigating disturb effects for non-volatile memory
JP2014167790A5 (enExample)
JP2008192267A5 (enExample)
WO2009064791A3 (en) Method and apparatus of automatically selecting error correction algorithms
JP2012079403A5 (enExample)
JP2009205578A5 (enExample)
US20150178001A1 (en) Data Storage Device and Data Maintenance Method Thereof
CN112596681A (zh) 一种重读命令处理方法、闪存控制器及固态硬盘
RU2016107013A (ru) Обновление данных, сохраненных в перекрестной энергонезависимой памяти
WO2014164134A3 (en) Detecting effect of corrupting event on preloaded data in non-volatile memory
WO2014197147A3 (en) Adaptive operation of three dimensional memory
US9361999B2 (en) Data storage device and error correction method capable of adjusting voltage distribution
US9323660B2 (en) Memory access control apparatus and memory access control method
JP2014044791A5 (ja) メモリシステム及びデータ読出方法
US20180101303A1 (en) Data Storage Device and Data Writing Method Thereof
US20160036466A1 (en) Adaptive error correction in a memory system
KR20120109848A (ko) 반도체 메모리 시스템 및 그의 데이터 리드 방법
US11106366B1 (en) Maintaining consistent write latencies in non-volatile memory devices
CN105489242A (zh) 数据储存器件及其操作方法