JP2014531681A5 - - Google Patents

Download PDF

Info

Publication number
JP2014531681A5
JP2014531681A5 JP2014533256A JP2014533256A JP2014531681A5 JP 2014531681 A5 JP2014531681 A5 JP 2014531681A5 JP 2014533256 A JP2014533256 A JP 2014533256A JP 2014533256 A JP2014533256 A JP 2014533256A JP 2014531681 A5 JP2014531681 A5 JP 2014531681A5
Authority
JP
Japan
Prior art keywords
error
error injection
system address
memory
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2014533256A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014531681A (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/US2011/053956 external-priority patent/WO2013048406A1/en
Publication of JP2014531681A publication Critical patent/JP2014531681A/ja
Publication of JP2014531681A5 publication Critical patent/JP2014531681A5/ja
Pending legal-status Critical Current

Links

JP2014533256A 2011-09-29 2011-09-29 メモリにエラーを注入する方法および装置 Pending JP2014531681A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2011/053956 WO2013048406A1 (en) 2011-09-29 2011-09-29 Method and apparatus for injecting errors into memory

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2017043333A Division JP2017126357A (ja) 2017-03-07 2017-03-07 メモリにエラーを注入する方法および装置

Publications (2)

Publication Number Publication Date
JP2014531681A JP2014531681A (ja) 2014-11-27
JP2014531681A5 true JP2014531681A5 (https=) 2016-02-12

Family

ID=47996149

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014533256A Pending JP2014531681A (ja) 2011-09-29 2011-09-29 メモリにエラーを注入する方法および装置

Country Status (8)

Country Link
US (1) US9405646B2 (https=)
JP (1) JP2014531681A (https=)
KR (1) KR101732557B1 (https=)
CN (1) CN103890733B (https=)
BR (1) BR112014007425A2 (https=)
DE (1) DE112011105692T5 (https=)
GB (1) GB2509849B (https=)
WO (1) WO2013048406A1 (https=)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10777294B2 (en) 2016-01-26 2020-09-15 Hewlett Packard Enterprise Development Lp DRAM-level error injection and tracking
US10691572B2 (en) 2017-08-30 2020-06-23 Nvidia Corporation Liveness as a factor to evaluate memory vulnerability to soft errors
CN107729231B (zh) * 2017-09-19 2021-02-02 北京东土科技股份有限公司 一种基于操作系统的故障注入方法及装置
KR102388803B1 (ko) * 2017-11-02 2022-04-20 삼성전자주식회사 반도체 메모리 장치, 이를 포함하는 메모리 시스템 및 반도체 메모리 장치의 동작 방법
CN108959049B (zh) * 2018-06-27 2021-12-17 郑州云海信息技术有限公司 Smm的健壮性和稳定性的测试方法、装置及存储介质
US10922203B1 (en) 2018-09-21 2021-02-16 Nvidia Corporation Fault injection architecture for resilient GPU computing
KR102826233B1 (ko) 2020-06-02 2025-06-26 삼성전자주식회사 메모리 모듈 및 메모리 모듈의 동작 방법
US11983100B2 (en) * 2020-09-29 2024-05-14 Amazon Technologies, Inc. Automated testing of systems and applications
CN112349343A (zh) * 2020-11-06 2021-02-09 海光信息技术股份有限公司 电路结构、芯片以及电子设备
CN115019862B (zh) * 2021-03-04 2026-01-13 瑞昱半导体股份有限公司 静态随机存取存储器的纠错电路的验证方法
CN113064782B (zh) * 2021-03-22 2023-03-24 山东英信计算机技术有限公司 一种内存注错自动化系统、使用方法及介质
US12135625B2 (en) * 2022-12-27 2024-11-05 Advanced Micro Devices, Inc. Devices, systems, and methods for injecting fabricated errors into machine check architectures
CN118314945A (zh) 2023-01-06 2024-07-09 戴尔产品有限公司 用于错误注入的方法、电子设备和计算机程序产品

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4759019A (en) * 1986-07-10 1988-07-19 International Business Machines Corporation Programmable fault injection tool
JPH05134018A (ja) * 1991-11-13 1993-05-28 Nec Ibaraki Ltd 擬障方式
JP3512442B2 (ja) * 1993-08-31 2004-03-29 富士通株式会社 記憶装置の試験用エラー発生制御装置
US5671352A (en) * 1995-07-07 1997-09-23 Sun Microsystems, Inc. Error injection to a behavioral model
US5875195A (en) 1997-03-31 1999-02-23 International Business Machines Corporation Method and apparatus for error injection techniques
JPH10312337A (ja) * 1997-05-12 1998-11-24 Kofu Nippon Denki Kk 記憶装置の試験回路
US7587639B2 (en) * 2004-11-09 2009-09-08 Intel Corporation System and method for error injection using a flexible program interface field
CN100350390C (zh) * 2006-11-29 2007-11-21 哈尔滨工业大学 容错计算机系统的搭接式故障注入装置及方法
US7818626B1 (en) * 2007-01-12 2010-10-19 Oracle America, Inc. Memory error injector and associated methods
US8065573B2 (en) 2007-03-26 2011-11-22 Cray Inc. Method and apparatus for tracking, reporting and correcting single-bit memory errors
US8522080B2 (en) * 2008-03-24 2013-08-27 Emulex Design & Manufacturing Corporation Generation of simulated errors for high-level system validation
JP2010225239A (ja) * 2009-03-24 2010-10-07 Toshiba Corp 半導体集積回路およびメモリの機能検証方法
US20110161592A1 (en) 2009-12-31 2011-06-30 Nachimuthu Murugasamy K Dynamic system reconfiguration

Similar Documents

Publication Publication Date Title
JP2014531681A5 (https=)
US11615035B2 (en) Storage system and method for performing and authenticating write-protection thereof
US10324864B2 (en) Storage system and method for performing and authenticating write-protection thereof
KR101732557B1 (ko) 메모리에 에러들을 인젝션하기 위한 방법 및 장치
JP5419776B2 (ja) 半導体装置及びデータ処理方法
US8281229B2 (en) Firmware verification using system memory error check logic
US20090204823A1 (en) Method and apparatus for controlling system access during protected modes of operation
US10585738B2 (en) Method and device for fault detection
JP2011210037A5 (https=)
US20160098555A1 (en) Program code attestation circuitry, a data processing apparatus including such program code attestation circuitry and a program attestation method
KR20210132736A (ko) 런타임 코드 실행 유효성
JP5462453B2 (ja) 半導体装置
US7788506B2 (en) Method and device for protecting a memory against attacks by error injection
JP2017126357A (ja) メモリにエラーを注入する方法および装置
JP7160860B2 (ja) メモリエラーを訂正するためのシステム及び方法
CN104992126B (zh) 一种抗错误注入攻击的安全芯片加固方法及装置
JP5761880B2 (ja) 自動車
CN108292260B (zh) 用于软件自测试的装置和方法
JP5603993B2 (ja) 電装ユニット及びデータ処理方法
US20250150285A1 (en) Managing patching of write-limited memory with a hardware security module
Chakraborty et al. Post-EOL Cybersecurity Validation for Automotive Production Units
US20230409341A1 (en) Processing system, related integrated circuit, device and method
Panchakseri et al. Evaluation of Protected Boot Mechanism in Automotive Domain