JP2014529932A5 - - Google Patents

Download PDF

Info

Publication number
JP2014529932A5
JP2014529932A5 JP2014525318A JP2014525318A JP2014529932A5 JP 2014529932 A5 JP2014529932 A5 JP 2014529932A5 JP 2014525318 A JP2014525318 A JP 2014525318A JP 2014525318 A JP2014525318 A JP 2014525318A JP 2014529932 A5 JP2014529932 A5 JP 2014529932A5
Authority
JP
Japan
Prior art keywords
data
signal
clock
clock signal
clk
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2014525318A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014529932A (ja
JP6126603B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/DE2012/200054 external-priority patent/WO2013023656A2/de
Publication of JP2014529932A publication Critical patent/JP2014529932A/ja
Publication of JP2014529932A5 publication Critical patent/JP2014529932A5/ja
Application granted granted Critical
Publication of JP6126603B2 publication Critical patent/JP6126603B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2014525318A 2011-08-16 2012-08-16 回路装置および信号を送信するための方法 Expired - Fee Related JP6126603B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE102011052764.8 2011-08-16
DE102011052764 2011-08-16
PCT/DE2012/200054 WO2013023656A2 (de) 2011-08-16 2012-08-16 Schaltungsanordnung und verfahren zum übertragen von signalen

Publications (3)

Publication Number Publication Date
JP2014529932A JP2014529932A (ja) 2014-11-13
JP2014529932A5 true JP2014529932A5 (enExample) 2015-10-08
JP6126603B2 JP6126603B2 (ja) 2017-05-10

Family

ID=47556997

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014525318A Expired - Fee Related JP6126603B2 (ja) 2011-08-16 2012-08-16 回路装置および信号を送信するための方法

Country Status (5)

Country Link
US (1) US9231756B2 (enExample)
EP (1) EP2745478B1 (enExample)
JP (1) JP6126603B2 (enExample)
DE (1) DE112012003363A5 (enExample)
WO (1) WO2013023656A2 (enExample)

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001103028A (ja) * 1999-10-01 2001-04-13 Nippon Telegr & Teleph Corp <Ntt> 信号多重方法
US7587537B1 (en) * 2007-11-30 2009-09-08 Altera Corporation Serializer-deserializer circuits formed from input-output circuit registers
JP4633547B2 (ja) * 2004-06-18 2011-02-16 パナソニック株式会社 携帯情報端末機器およびその機器内相互通信方法
KR101030768B1 (ko) * 2004-08-26 2011-04-27 삼성전자주식회사 소비전력이 적고 고주파 동작이 가능한 광범위 지연동기루프 회로 및 이를 구비하는 광학 구동 시스템
JP5223183B2 (ja) * 2006-10-31 2013-06-26 日立電線株式会社 光電気複合配線部品及びこれを用いた電子機器
JP2008160370A (ja) * 2006-12-22 2008-07-10 Kddi Corp データ伝送システム及び方法、データ送信装置並びにデータ受信装置
US8463129B2 (en) * 2007-04-05 2013-06-11 Omron Corporation Optical transmission module
PL2186242T3 (pl) * 2007-09-10 2017-11-30 Nokia Technologies Oy Zmienianie ustawień sprzętowych na podstawie preambuły danych
JP4609552B2 (ja) * 2008-08-22 2011-01-12 オムロン株式会社 光伝送用並列直列変換器、光伝送システム、及び電子機器
JP5187277B2 (ja) * 2009-06-16 2013-04-24 ソニー株式会社 情報処理装置、及びモード切り替え方法

Similar Documents

Publication Publication Date Title
KR101628166B1 (ko) 동기식 이더넷용 전기적 트랜시버
FR2883117B1 (fr) Architecture de noeud de communication dans un systeme de reseau sur puce globalement asynchrone.
JP2014522204A5 (enExample)
JP6126600B2 (ja) 回路装置および信号を送信するための方法
JP2014524697A5 (enExample)
JP2012523784A (ja) 埋め込まれたクロックの回復
US8768172B2 (en) Methods and systems for block alignment in a communication system
EP3126992B1 (en) Circuit arrangement and corresponding method
EP1536578A3 (en) Differential polarization shift-keying optical transmission system
US9489335B2 (en) Circuit arrangement and method for transmitting signals
JP2014524699A5 (enExample)
US9231755B2 (en) Circuit arrangement and method for transmitting signals
JP2014524698A5 (enExample)
JP6126601B2 (ja) 回路装置および信号を送信するための方法
JP2007166119A (ja) 光受信装置
US8675798B1 (en) Systems, circuits, and methods for phase inversion
JP2014529932A5 (enExample)
US20140099106A1 (en) Method and Apparatus for Aligning and Integrating Serial Data Streams
US8225017B1 (en) Method and apparatus for reducing power supply introduced data dependent jitter in high-speed SerDes transmitters
CN107294731B (zh) 一种用于千兆以太网控制器的可切换接口电路
BR112022003414A2 (pt) Estação usuária para um sistema de barramento serial e processo para a comunicação em um sistema de barramento serial
JP4723554B2 (ja) 多様なデータ量を有する高速データ間のインターフェース変換方法及び装置
JP2014526211A5 (enExample)
JP6126599B2 (ja) 回路装置および信号を送信するための方法
DE60321675D1 (de) Winnung