JP2014526175A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2014526175A5 JP2014526175A5 JP2014519292A JP2014519292A JP2014526175A5 JP 2014526175 A5 JP2014526175 A5 JP 2014526175A5 JP 2014519292 A JP2014519292 A JP 2014519292A JP 2014519292 A JP2014519292 A JP 2014519292A JP 2014526175 A5 JP2014526175 A5 JP 2014526175A5
- Authority
- JP
- Japan
- Prior art keywords
- power
- source
- destination
- gate
- clock enable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000004044 response Effects 0.000 claims 11
- 238000000034 method Methods 0.000 claims 10
- 230000000903 blocking effect Effects 0.000 claims 5
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/176,842 US8736308B2 (en) | 2011-07-06 | 2011-07-06 | Pipeline power gating |
| US13/176,842 | 2011-07-06 | ||
| PCT/US2012/045559 WO2013006702A1 (en) | 2011-07-06 | 2012-07-05 | Pipeline power gating |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2014526175A JP2014526175A (ja) | 2014-10-02 |
| JP2014526175A5 true JP2014526175A5 (enExample) | 2015-08-13 |
| JP5799167B2 JP5799167B2 (ja) | 2015-10-21 |
Family
ID=46640093
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014519292A Active JP5799167B2 (ja) | 2011-07-06 | 2012-07-05 | パイプライン方式のパワーゲーティング |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US8736308B2 (enExample) |
| EP (1) | EP2730027B1 (enExample) |
| JP (1) | JP5799167B2 (enExample) |
| KR (1) | KR101850123B1 (enExample) |
| CN (1) | CN103650346B (enExample) |
| WO (1) | WO2013006702A1 (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9496851B2 (en) | 2014-09-10 | 2016-11-15 | Qualcomm Incorporated | Systems and methods for setting logic to a desired leakage state |
| CN112100793B (zh) * | 2019-05-31 | 2023-06-13 | 超威半导体(上海)有限公司 | 用于重定时流水线的基于条带的自选通 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4980836A (en) | 1988-10-14 | 1990-12-25 | Compaq Computer Corporation | Apparatus for reducing computer system power consumption |
| JP3727838B2 (ja) * | 2000-09-27 | 2005-12-21 | 株式会社東芝 | 半導体集積回路 |
| US6946869B2 (en) | 2003-10-15 | 2005-09-20 | International Business Machines Corporation | Method and structure for short range leakage control in pipelined circuits |
| US7262631B2 (en) | 2005-04-11 | 2007-08-28 | Arm Limited | Method and apparatus for controlling a voltage level |
| US7323909B2 (en) | 2005-07-29 | 2008-01-29 | Sequence Design, Inc. | Automatic extension of clock gating technique to fine-grained power gating |
| JP4675835B2 (ja) | 2006-06-12 | 2011-04-27 | 株式会社東芝 | 半導体集積回路装置 |
| US7397271B2 (en) * | 2005-08-19 | 2008-07-08 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device |
| JP4950458B2 (ja) | 2005-08-19 | 2012-06-13 | 株式会社東芝 | 半導体集積回路装置 |
| US7295036B1 (en) | 2005-11-30 | 2007-11-13 | Altera Corporation | Method and system for reducing static leakage current in programmable logic devices |
| US8527797B2 (en) * | 2007-12-26 | 2013-09-03 | Qualcomm Incorporated | System and method of leakage control in an asynchronous system |
| US8266569B2 (en) | 2010-03-05 | 2012-09-11 | Advanced Micro Devices, Inc. | Identification of critical enables using MEA and WAA metrics |
| US8436647B2 (en) | 2011-07-06 | 2013-05-07 | Advanced Micro Devices, Inc. | Pipeline power gating for gates with multiple destinations |
-
2011
- 2011-07-06 US US13/176,842 patent/US8736308B2/en active Active
-
2012
- 2012-07-05 WO PCT/US2012/045559 patent/WO2013006702A1/en not_active Ceased
- 2012-07-05 KR KR1020147000438A patent/KR101850123B1/ko active Active
- 2012-07-05 EP EP12745584.8A patent/EP2730027B1/en active Active
- 2012-07-05 JP JP2014519292A patent/JP5799167B2/ja active Active
- 2012-07-05 CN CN201280033471.1A patent/CN103650346B/zh active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10461747B2 (en) | Low power clock gating circuit | |
| JP2012134961A5 (ja) | 回路 | |
| JP2017517873A5 (enExample) | ||
| JP2012249286A5 (enExample) | ||
| JP2019527884A5 (enExample) | ||
| CN104113211B (zh) | 一种应用于能量获取系统的低功耗迟滞电压检测电路 | |
| JP2011142665A5 (enExample) | ||
| US8710914B1 (en) | Voltage regulators with improved wake-up response | |
| WO2016114892A3 (en) | Clock-gating cell with low area, low power, and low setup time | |
| SA521421992B1 (ar) | الدوائر المنطقية | |
| JP2016518785A5 (enExample) | ||
| JP2013251893A5 (ja) | 半導体装置 | |
| US20160065190A1 (en) | Clock gated flip-flop | |
| JP2011060876A5 (ja) | 半導体装置 | |
| CN104092451A (zh) | 一种功耗切换控制电路 | |
| GB2509855A (en) | Rate scalable IO interface with zero stand-by power and fast start-up | |
| Gupta et al. | Transistor gating: A technique for leakage power reduction in CMOS circuits | |
| JP2014526175A5 (enExample) | ||
| JP2016535487A5 (enExample) | ||
| US9018980B1 (en) | Bimodal clock generator | |
| TW201338417A (zh) | 輸入接收電路及其操作方法 | |
| US10135425B1 (en) | Power saving latches | |
| CN106716842B (zh) | 用于改进谐振时钟的能量效率的可配置末级时钟驱动器 | |
| US9007112B2 (en) | Low power SRPG cell | |
| JP5799167B2 (ja) | パイプライン方式のパワーゲーティング |