CN103650346B - 管道功率门控技术 - Google Patents

管道功率门控技术 Download PDF

Info

Publication number
CN103650346B
CN103650346B CN201280033471.1A CN201280033471A CN103650346B CN 103650346 B CN103650346 B CN 103650346B CN 201280033471 A CN201280033471 A CN 201280033471A CN 103650346 B CN103650346 B CN 103650346B
Authority
CN
China
Prior art keywords
power
source
gates
target
clock enable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201280033471.1A
Other languages
English (en)
Chinese (zh)
Other versions
CN103650346A (zh
Inventor
丹尼尔·W·贝利
亚伦·S·罗杰斯
詹姆斯·J·蒙塔那罗
布拉德利·G·伯吉斯
彼得·J·汉南
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of CN103650346A publication Critical patent/CN103650346A/zh
Application granted granted Critical
Publication of CN103650346B publication Critical patent/CN103650346B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Sources (AREA)
  • Logic Circuits (AREA)
CN201280033471.1A 2011-07-06 2012-07-05 管道功率门控技术 Active CN103650346B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/176,842 US8736308B2 (en) 2011-07-06 2011-07-06 Pipeline power gating
US13/176,842 2011-07-06
PCT/US2012/045559 WO2013006702A1 (en) 2011-07-06 2012-07-05 Pipeline power gating

Publications (2)

Publication Number Publication Date
CN103650346A CN103650346A (zh) 2014-03-19
CN103650346B true CN103650346B (zh) 2017-11-17

Family

ID=46640093

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201280033471.1A Active CN103650346B (zh) 2011-07-06 2012-07-05 管道功率门控技术

Country Status (6)

Country Link
US (1) US8736308B2 (enExample)
EP (1) EP2730027B1 (enExample)
JP (1) JP5799167B2 (enExample)
KR (1) KR101850123B1 (enExample)
CN (1) CN103650346B (enExample)
WO (1) WO2013006702A1 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9496851B2 (en) 2014-09-10 2016-11-15 Qualcomm Incorporated Systems and methods for setting logic to a desired leakage state
CN112100793B (zh) * 2019-05-31 2023-06-13 超威半导体(上海)有限公司 用于重定时流水线的基于条带的自选通

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020036529A1 (en) * 2000-09-27 2002-03-28 Toshiyuki Furusawa Semiconductor integrated circuit with reduced leakage current
US20070024318A1 (en) * 2005-07-29 2007-02-01 Sequence Design, Inc. Automatic extension of clock gating technique to fine-grained power gating
CN101939915A (zh) * 2007-12-26 2011-01-05 高通股份有限公司 异步系统中的泄漏控制的系统和方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4980836A (en) 1988-10-14 1990-12-25 Compaq Computer Corporation Apparatus for reducing computer system power consumption
US6946869B2 (en) 2003-10-15 2005-09-20 International Business Machines Corporation Method and structure for short range leakage control in pipelined circuits
US7262631B2 (en) 2005-04-11 2007-08-28 Arm Limited Method and apparatus for controlling a voltage level
JP4950458B2 (ja) 2005-08-19 2012-06-13 株式会社東芝 半導体集積回路装置
JP4675835B2 (ja) 2006-06-12 2011-04-27 株式会社東芝 半導体集積回路装置
US7397271B2 (en) * 2005-08-19 2008-07-08 Kabushiki Kaisha Toshiba Semiconductor integrated circuit device
US7295036B1 (en) 2005-11-30 2007-11-13 Altera Corporation Method and system for reducing static leakage current in programmable logic devices
US8266569B2 (en) 2010-03-05 2012-09-11 Advanced Micro Devices, Inc. Identification of critical enables using MEA and WAA metrics
US8436647B2 (en) 2011-07-06 2013-05-07 Advanced Micro Devices, Inc. Pipeline power gating for gates with multiple destinations

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020036529A1 (en) * 2000-09-27 2002-03-28 Toshiyuki Furusawa Semiconductor integrated circuit with reduced leakage current
US20070024318A1 (en) * 2005-07-29 2007-02-01 Sequence Design, Inc. Automatic extension of clock gating technique to fine-grained power gating
CN101939915A (zh) * 2007-12-26 2011-01-05 高通股份有限公司 异步系统中的泄漏控制的系统和方法

Also Published As

Publication number Publication date
JP2014526175A (ja) 2014-10-02
CN103650346A (zh) 2014-03-19
WO2013006702A1 (en) 2013-01-10
KR20140040207A (ko) 2014-04-02
EP2730027A1 (en) 2014-05-14
JP5799167B2 (ja) 2015-10-21
US20130009697A1 (en) 2013-01-10
KR101850123B1 (ko) 2018-04-19
EP2730027B1 (en) 2018-09-05
US8736308B2 (en) 2014-05-27

Similar Documents

Publication Publication Date Title
US7323909B2 (en) Automatic extension of clock gating technique to fine-grained power gating
Kim et al. Variation-tolerant, ultra-low-voltage microprocessor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique
CN103684355B (zh) 门控时钟锁存器、其操作方法和采用其的集成电路
JP3845642B2 (ja) ユニット電力調整機構を備えた集積回路装置
CN101185049B (zh) 存储信号值的电路、方法和数据处理装置
CN101317329A (zh) 在数据处理系统内的状态保持
US9276566B2 (en) Dual edge-triggered retention flip-flop
Bishnoi et al. Non-volatile non-shadow flip-flop using spin orbit torque for efficient normally-off computing
KR100719360B1 (ko) 디지털 로직 프로세싱 회로, 그것을 포함하는 데이터 처리 장치, 그것을 포함한 시스템-온 칩, 그것을 포함한 시스템, 그리고 클록 신호 게이팅 방법
CN115114801A (zh) 一种工业用微控制器超低功耗优化设计方法
CN104793723A (zh) 一种基于电平检测的低功耗控制电路
US20030005340A1 (en) Power management for a pipelined circuit
Lin et al. Fine-grained power gating for leakage and short-circuit power reduction by using asynchronous-logic
US8436647B2 (en) Pipeline power gating for gates with multiple destinations
CN103650346B (zh) 管道功率门控技术
US9007112B2 (en) Low power SRPG cell
CN102224677B (zh) 电路的内部电荷转移
Macko et al. Self-managing power management unit
Giacomotto et al. Energy efficiency of power-gating in low-power clocked storage elements
Usami et al. Adaptive power gating for function units in a microprocessor
Tiwari et al. Power gating technique for reducing leakage power in digital asynchronous GasP circuits
Farah et al. A comprehensive operand-aware dynamic clock gating scheme for low-power Domino Logic
Nakabayashi et al. Design and evaluation of variable stages pipeline processor with low-energy techniques
Zhang et al. A new flip-flop based on multiple leakage reduction techniques
Li et al. A Fine-Grained Power Gating Technique for Reducing the Power Consumption of Embedded Processor

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant