JP2014154166A5 - - Google Patents

Download PDF

Info

Publication number
JP2014154166A5
JP2014154166A5 JP2014021409A JP2014021409A JP2014154166A5 JP 2014154166 A5 JP2014154166 A5 JP 2014154166A5 JP 2014021409 A JP2014021409 A JP 2014021409A JP 2014021409 A JP2014021409 A JP 2014021409A JP 2014154166 A5 JP2014154166 A5 JP 2014154166A5
Authority
JP
Japan
Prior art keywords
data
storing
memory
buffer
page
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2014021409A
Other languages
English (en)
Japanese (ja)
Other versions
JP6140621B2 (ja
JP2014154166A (ja
Filing date
Publication date
Priority claimed from US13/761,965 external-priority patent/US20140219021A1/en
Application filed filed Critical
Publication of JP2014154166A publication Critical patent/JP2014154166A/ja
Publication of JP2014154166A5 publication Critical patent/JP2014154166A5/ja
Application granted granted Critical
Publication of JP6140621B2 publication Critical patent/JP6140621B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2014021409A 2013-02-07 2014-02-06 データ記憶デバイスおよびそれを操作する方法 Expired - Fee Related JP6140621B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/761,965 2013-02-07
US13/761,965 US20140219021A1 (en) 2013-02-07 2013-02-07 Data protection for unexpected power loss

Publications (3)

Publication Number Publication Date
JP2014154166A JP2014154166A (ja) 2014-08-25
JP2014154166A5 true JP2014154166A5 (enExample) 2014-10-02
JP6140621B2 JP6140621B2 (ja) 2017-05-31

Family

ID=51259100

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014021409A Expired - Fee Related JP6140621B2 (ja) 2013-02-07 2014-02-06 データ記憶デバイスおよびそれを操作する方法

Country Status (4)

Country Link
US (1) US20140219021A1 (enExample)
JP (1) JP6140621B2 (enExample)
KR (1) KR101645983B1 (enExample)
CN (1) CN103985409B (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9892798B2 (en) 2012-09-11 2018-02-13 Seagate Technology Llc Data protection for unexpected power loss
CN105512056A (zh) * 2014-09-24 2016-04-20 中兴通讯股份有限公司 数据保存方法、装置及终端
US10198320B2 (en) * 2014-10-31 2019-02-05 Hewlett-Packard Development Company, L.P. Power-loss protection
US9860153B2 (en) 2014-12-23 2018-01-02 Intel Corporation Technologies for protocol execution with aggregation and caching
US10719236B2 (en) * 2015-11-20 2020-07-21 Arm Ltd. Memory controller with non-volatile buffer for persistent memory operations
US9983811B2 (en) * 2016-05-25 2018-05-29 Seagate Technology Llc Save critical data upon power loss
KR102611292B1 (ko) * 2016-06-22 2023-12-11 에스케이하이닉스 주식회사 메모리 시스템 및 메모리 시스템의 동작 방법
KR102593178B1 (ko) * 2016-08-19 2023-10-25 에스케이하이닉스 주식회사 메모리 장치, 이를 포함하는 메모리 시스템 및 이의 동작 방법
KR102392844B1 (ko) * 2017-03-10 2022-05-03 삼성전자주식회사 메모리 컨트롤러 및 그것을 포함하는 저장 장치
CN107273767A (zh) * 2017-05-19 2017-10-20 记忆科技(深圳)有限公司 一种固态硬盘数据保护方法及固态硬盘
JP7069811B2 (ja) 2018-02-22 2022-05-18 富士通株式会社 情報処理装置及び情報処理方法
US11042451B2 (en) 2018-12-14 2021-06-22 International Business Machines Corporation Restoring data lost from battery-backed cache
CN110047537B (zh) * 2019-04-09 2020-07-03 无锡科技职业学院 一种半导体存储装置及计算机系统
US10976795B2 (en) 2019-04-30 2021-04-13 Seagate Technology Llc Centralized power loss management system for data storage devices
US11580022B2 (en) * 2020-05-15 2023-02-14 International Business Machines Corporation Write sort management in a multiple storage controller data storage system
US11762559B2 (en) 2020-05-15 2023-09-19 International Business Machines Corporation Write sort management in a multiple storage controller data storage system
US11520523B2 (en) * 2020-05-26 2022-12-06 Western Digital Technologies, Inc. Data integrity protection of ZNS needs

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6476346A (en) * 1987-09-18 1989-03-22 Fujitsu Ltd Disk cache control system
TW388982B (en) * 1995-03-31 2000-05-01 Samsung Electronics Co Ltd Memory controller which executes read and write commands out of order
JP4713867B2 (ja) * 2004-09-22 2011-06-29 株式会社東芝 メモリコントローラ，メモリ装置及びメモリコントローラの制御方法
JP2006338370A (ja) * 2005-06-02 2006-12-14 Toshiba Corp メモリシステム
JP4418439B2 (ja) * 2006-03-07 2010-02-17 パナソニック株式会社 不揮発性記憶装置およびそのデータ書込み方法
JP5142478B2 (ja) * 2006-04-13 2013-02-13 株式会社東芝 半導体記憶装置
KR20070115485A (ko) * 2006-06-02 2007-12-06 삼성전자주식회사 캐쉬 버퍼 관리 방법 및 이를 이용한 디스크 드라이브
KR100894809B1 (ko) * 2006-09-22 2009-04-24 삼성전자주식회사 메모리 시스템 및 그것의 프로그램 방법
JP4337873B2 (ja) * 2006-12-25 2009-09-30 ソニー株式会社 メモリカード及びこの制御装置並びにデータ送受信システム
KR100799688B1 (ko) * 2007-01-03 2008-02-01 삼성전자주식회사 백업 회로를 갖는 메모리 시스템 및 그것의 프로그램 방법
US20090093182A1 (en) * 2007-10-05 2009-04-09 Cranium, Inc. Structure building toy
EP2225643B1 (en) * 2007-12-28 2020-05-06 Toshiba Memory Corporation Semiconductor storage device
JP2009181314A (ja) * 2008-01-30 2009-08-13 Toshiba Corp 情報記録装置およびその制御方法
US8060719B2 (en) * 2008-05-28 2011-11-15 Micron Technology, Inc. Hybrid memory management
JP5317689B2 (ja) * 2008-12-27 2013-10-16 株式会社東芝 メモリシステム
KR101602939B1 (ko) * 2009-10-16 2016-03-15 삼성전자주식회사 불휘발성 메모리 시스템 및 그것의 데이터 관리 방법
KR20110046243A (ko) * 2009-10-27 2011-05-04 삼성전자주식회사 사용자 장치 및 그것의 맵핑 데이터 관리 방법
JP2013530448A (ja) * 2010-05-05 2013-07-25 マーベル ワールド トレード リミテッド キャッシュストレージアダプタアーキテクチャ
US8417877B2 (en) * 2010-08-31 2013-04-09 Micron Technology, Inc Stripe-based non-volatile multilevel memory operation
KR101717081B1 (ko) * 2011-03-23 2017-03-28 삼성전자주식회사 비휘발성 램과 휘발성 램을 버퍼 메모리로 사용하는 저장 장치
US9001578B2 (en) * 2012-09-11 2015-04-07 Seagate Technology Llc Soft erasure of memory cells

Similar Documents

Publication Publication Date Title
JP2014154166A5 (enExample)
JP2014182832A5 (ja) 格納装置、不揮発性格納装置及びその運営体系イメージプログラム方法
US9158461B1 (en) Measuring performance of data storage systems
JP6140621B2 (ja) データ記憶デバイスおよびそれを操作する方法
JP2008033788A5 (enExample)
CN112639979B (zh) 基于写入时间的干扰管理
JP2015035247A5 (ja) 書き込み時の欠落の緩和
CN103403805B (zh) 半导体存储装置及其控制方法
US11024380B2 (en) Dual demarcation voltage sensing before writes
US10269423B2 (en) Access methods of memory device using relative addressing
KR102299186B1 (ko) 자동화된 동적 워드 라인 시작 전압을 위한 장치 및 방법
US9268487B2 (en) Method and apparatus for restricting writes to solid state memory when an end-of life condition is reached
JP2015022788A5 (enExample)
JP2014179154A5 (enExample)
US9721657B1 (en) Managing threshold voltage shift in nonvolatile memory
JP2018190483A5 (enExample)
US10290350B2 (en) Overlapping write schemes for cross-point non-volatile memory devices
JP2014164769A5 (enExample)
JP2010287303A5 (enExample)
TW201636848A (zh) 用於增進固態硬碟的讀取效能之方法及設備
JP2011515786A5 (enExample)
KR20170096072A (ko) 전자 장치
JP2013235531A5 (enExample)
JP2016186828A5 (ja) 記憶装置および記憶制御方法
WO2016048586A1 (en) Selectable memory access time